

P-Channel 40-V (D-S) MOSFET

PRODUCT SUMMARY			
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A) ^a	Q _g (Typ.)
- 40	0.040 at V _{GS} = - 10 V	- 8	17 nC
	0.050 at V _{GS} = - 4.5 V	- 8	


FEATURES

- TrenchFET[®] Power MOSFET
- 100 % UIS Tested




APPLICATIONS

- Backlight Inverter for LCD Display
- Full Bridge DC/DC Converter



Ordering Information:
SUD50P04-40P-E3 (Lead (Pb)-free)



ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	- 40	V	
Gate-Source Voltage	V _{GS}	± 20		
Continuous Drain Current (T _J = 150 °C)	I _D	T _C = 25 °C	- 8 ^a	A
		T _C = 70 °C	- 8 ^a	
		T _A = 25 °C	- 6 ^b	
		T _A = 70 °C	- 4.8 ^b	
Pulsed Drain Current	I _{DM}	- 30		
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	- 8 ^a	
		T _A = 25 °C	- 2.0 ^b	
Single Pulse Avalanche Current	I _{AS}	15		
Avalanche Energy	E _{AS}	11.25	mJ	
Maximum Power Dissipation	P _D	T _C = 25 °C	24	W
		T _C = 70 °C	15.3	
		T _A = 25 °C	2.4 ^b	
		T _A = 70 °C	1.5 ^b	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient ^b	R _{thJA}	43	52	°C/W	
Maximum Junction-to-Case	R _{thJC}	4.3	5.2		

Notes:

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.


SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted						
Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	- 40			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = -250\text{ }\mu\text{A}$		- 41		mV/ $^\circ\text{C}$
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$		4.3			
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	- 1.4		- 2.7	V
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -40\text{ V}, V_{GS} = 0\text{ V}$			- 1	μA
		$V_{DS} = -40\text{ V}, V_{GS} = 0\text{ V}, T_J = 70\text{ }^\circ\text{C}$			- 20	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \geq -5\text{ V}, V_{GS} = -10\text{ V}$	- 10			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -10\text{ V}, I_D = -5\text{ A}$		0.030	0.040	Ω
		$V_{GS} = -4.5\text{ V}, I_D = -4\text{ A}$		0.036	0.050	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\text{ V}, I_D = -5\text{ A}$		20		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS} = -20\text{ V}, V_{GS} = 0\text{ V}, f = 1\text{ MHz}$		1555		pF
Output Capacitance	C_{oss}		176			
Reverse Transfer Capacitance	C_{rss}		142			
Total Gate Charge	Q_g	$V_{DS} = -20\text{ V}, V_{GS} = -10\text{ V}, I_D = -5\text{ A}$		38.5	60	nC
				17	27	
Gate-Source Charge	Q_{gs}	$V_{DS} = -20\text{ V}, V_{GS} = -4.5\text{ V}, I_D = -5\text{ A}$		4.2		nC
Gate-Drain Charge	Q_{gd}		7.0			
Gate Resistance	R_g		$f = 1\text{ MHz}$		3	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -20\text{ V}, R_L = 4\text{ }\Omega$ $I_D \cong -5\text{ A}, V_{GEN} = -4.5\text{ V}, R_g = 1\text{ }\Omega$		47	80	ns
Rise Time	t_r		60	110		
Turn-Off Delay Time	$t_{d(off)}$		35	60		
Fall Time	t_f		13	25		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -20\text{ V}, R_L = 4\text{ }\Omega$ $I_D \cong -5\text{ A}, V_{GEN} = -10\text{ V}, R_g = 1\text{ }\Omega$		10	20	ns
Rise Time	t_r		14	25		
Turn-Off Delay Time	$t_{d(off)}$		36	60		
Fall Time	t_f		10	20		
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25\text{ }^\circ\text{C}$			- 8	A
Pulse Diode Forward Current ^a	I_{SM}				- 30	
Body Diode Voltage	V_{SD}	$I_S = -2\text{ A}$		- 0.76	- 1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 20\text{ A}, di/dt = 100\text{ A}/\mu\text{s}, T_J = 25\text{ }^\circ\text{C}$		22	40	ns
Body Diode Reverse Recovery Charge	Q_{rr}		22	40	nC	
Reverse Recovery Fall Time	t_a		15		ns	
Reverse Recovery Rise Time	t_b		7			

Notes:


- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current



Capacitance



Gate Charge









On-Resistance vs. Junction Temperature

SUD50P04-40P

Vishay Siliconix




TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




* $V_{GS} >$ minimum V_{GS} at which $r_{DS(on)}$ is specified
Safe Operating Area, Junction-to-Case




Current Derating*, Junction-to-Ambient



Current Derating*, Junction-to-Case



Power Derating*, Junction-to-Ambient



Power Derating*, Junction-to-Case


* The power dissipation P_D is based on $T_{J(max)} = 175\text{ }^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

SUD50P04-40P


Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?69731>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.