

## SPICE Device Model Si7840BDP Vishay Siliconix

## N-Channel 30-V (D-S) Fast Switching MOSFET

### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}\mathrm{C}$  temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 73244 www.vishay.com 04-Dec-04 1



## lodel Si7840BDP

## **Vishay Siliconix**



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1.8		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	684		А
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 16.5 \text{ A}$	0.0070	0.0070	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 13 \text{ A}$	0.0084	0.0084	
Forward Transconductance <sup>a</sup>	<b>g</b> fs	$V_{DS} = 15 \text{ V}, I_D = 16.5 \text{ A}$	17	60	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_S = 3.7 \text{ A}, V_{GS} = 0 \text{ V}$	0.74	0.75	V
Dynamic <sup>b</sup>					
Total Gate Charge	Qg	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 16.5 \text{ A}$	13	14	nC
Gate-Source Charge	Q <sub>gs</sub>		6	6	
Gate-Drain Charge	$Q_{gd}$		3.5	3.5	

#### Notes

- a. Pulse test; pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ . b. Guaranteed by design, not subject to production testing.


www.vishay.com Document Number: 73244 04-Dec-04





# SPICE Device Model Si7840BDP Vishay Siliconix





### COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data

Document Number: 73244 www.vishay.com 04-Dec-04 3