

WM8734 Evaluation Board User Handbook

INTRODUCTION

The WM8734 is a portable stereo audio CODEC.

This evaluation platform and documentation should be used in conjunction with the latest version of the WM8734 datasheet. The datasheet gives device functionality information as well as timing and data format requirements.

This evaluation platform has been designed to allow the user ease of use and give optimum performance in device measurement as well as providing the user with the ability to listen to the excellent audio quality offered by the WM8734.

GETTING STARTED

PACKING LIST

The WM8734 Evaluation Kit contains:

- 1 WM8734-EV1B Evaluation Board
- 2 WM8734-EV1S 3.5" floppy disks containing control software
- This manual -1 WM8734-EV1M

CUSTOMER REQUIREMENTS

Minimum customer requirements are:

- D.C. Power supply of +5V
- D.C. Power supply of +2.7V to +3.6V
- PC and printer cable (for software control)

Minimum spec requirements are:

- Win95/98/NT/2000/XP
- 486 Processor
- Approximately 1.5Mb of free disk space

DAC Signal Path Requires:

- Digital coaxial or optical data source
- 1 set of active stereo speakers

ADC Signal Path Requires:

- Analogue coaxial or 3.5mm jack plug data source
- Digital coaxial or optical data receiving unit

WM8734-EV1M

POWER SUPPLIES

Using appropriate power leads with 4mm connectors, supplies should be connected as described in Table 1.

REF-DES	SOCKET NAME	SUPPLY
J1	DCVDD	+1.42V to +3.6V
J2	+5V	+5V
J4	DBVDD	+2.7V to +3.6V
J7	AVDD	+2.7V to +3.6V
J3	GND	0V
J6	AGND	0V

Table 1 Power Supply Connections

The DGND and AGND connections may be connected to a common GND on the supply with no reduction in performance.

Note:

1. As standard, designator L4 will be populated with a zero ohm link connecting the AVDD and DBVDD supplies together reducing the amount of connections to the board. If a separate supply is to be connected, L4 should be unpopulated and +2.7V to +3.6V should be connected to the DBVDD panel socket (J4).
2. Refer to WM8734 datasheet for limitations on individual supply voltages.

Important: Exceeding the recommended maximum voltage can damage EVB components. Under voltage may cause improper operation of some or all of the EVB components.

BOARD FUNCTIONALITY

When using the DAC, there are three options for inputting digital data into the WM8734 evaluation board. There is a coaxial input (J12) via a standard phono connector or an optical input (U1) via a standard optical receiver module. A direct digital input is also available via one side of a 2x8 pin header (H1).

When using the ADC, the analogue input signals are applied to the evaluation board via phono connectors J11 (LLINEIN) and J13 (RLINEIN).

There are three options for outputting digital data from the WM8734 evaluation board when the ADC is used. There is a coaxial output (J22) via a standard phono connector or an optical output (U6) via a standard optical transmitter module. The digital signals output from the WM8734 may also be accessed via one side of a 2x6 pin header (H2).

The analogue outputs of the board are via phono connectors J23 (LOUT) and J19 (ROUT).

All WM8734 device pins are accessible for easy measurement via the 10 pin headers (J10 & J15) running up each side of the device.

The software control mode (i.e. SPI or 2-wire) is selectable via a 2-pin jumper connection (J8).

A level-shift IC (U3) is used to shift the fixed +5V digital input from the CS8427 (U5) down to the same level as DBVDD. A transistor level-shift arrangement (Q1, Q2 & Q3) is used to shift the software digital control lines from the PC (fixed +5V) to the same level as DBVDD.

BOARD INPUT

The input interface to this board is via two analogue signal input phono connectors J11 (LLINEIN) and J13 (RLINEIN). These signals are AC coupled before being input to the device. To allow a 2Vrms input signal to be input to the evaluation board without causing damage to the WM8734, a simple resistor divider puts a 7dB attenuation on the input signal ensuring that a signal no greater than 1Vrms reaches the WM8734.

When used in Slave Mode digital clock signals **must** be applied to the WM8734. A digital (AES/EBU, UEC958, S/PDIF, EIAJ CP340/1201) signal input **must** be applied to the coaxial input (J12), or the optical input (U1), allowing the CS8427 (U5) to generate the necessary clocks.

A direct digital input is also available via one side of a 2x8 pin header (H1); data must be input in one of the WM8734 supported formats - see datasheet.

BOARD OUTPUT

The output interface from the board is via an optical (U6) or coaxial (J22) digital (AES/EBU, UEC958, S/PDIF, EIAJ CP340/1201) signal output. A direct signal output is available via one side of a 2x6 pin header (H2). Data is output in one of the WM8734 supported formats - see datasheet.

There are two analogue signal output phono connectors J23 (LOUT) and J19 (ROUT). These signals are AC coupled (optional, may be bypassed via links J18 and J21) before being output from the board. There is also an SMB connector J20 (DACLRC_OUT). This may be used to connect to some external circuit. DACLRC is only an output when the WM8734 is in Master Mode.

Warning: If AC coupling capacitors are bypassed, the outputs will be on a DC level (AVDD/2). This can damage Hi-Fi equipment if directly connected.

INTERFACES




Figure 1 Interfaces

HEADERS

H1	SIGNAL
1/2	MCLK
3/4	GND
5/6	DACDAT
7/8	GND
9/10	DACLRC
11/12	GND
13/14	BCLK
15/16	GND

H2	SIGNAL
12/11	GND
10/9	ADC_DAT_OUT
8/7	GND
6/5	BCLK_OUT
4/3	GND
2/1	ADC_LRC_OUT

J15	WM8734	SIGNAL
1	1	DGND
2	2	DBVDD
3	3	BCLK
4	4	DACDAT
5	5	DACLRC
6	6	ADCDAT
7	7	ADCLRC
8	8	LOUT
9	9	ROUT
10	10	AVDD

J10	WM8734	SIGNAL
1	11	AGND
2	12	VMID
3	13	RLINEIN
4	14	LLINEIN
5	15	MODE
6	16	CSB
7	17	SDIN
8	18	SCLK
9	19	MCLK
10	20	DCVDD

Table 2 Headers

LINKS

LINKS & JUMPERS	DESCRIPTION
J8	OPEN - SPI software interface control SHORT - 2-wire software interface control
J21	OPEN - ROUT signal is AC coupled SHORT - ROUT signal with no AC coupling ¹
J18	OPEN - LOUT signal is AC coupled SHORT - LOUT signal with no AC coupling ¹
J14 (BCLK)	OPEN - Master mode SHORT - Slave mode
J16 (DACLRC)	OPEN - Master mode SHORT - Slave mode
J17 (ADCLRC)	OPEN - Master mode SHORT - Slave mode

J9	ADCLRC input for slave mode ²
J20	DACLRC output used for external sync

Table 3 Links

Note:

1. Caution: Output signals in this configuration will be DC biased to AVDD/2
2. When running the ADC in slave mode; ADCLRC can be generated from a correctly formatted digital input on J12 or U1. SW3 must be in position 1-2.

SWITCHES

SWITCH	DESCRIPTION																												
SW1 (DATA FORMAT)	<table border="1"> <thead> <tr> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>5</th> <th>6</th> <th>DATA FORMAT</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>I2S Compatible</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>24-bit Right Justified</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>Left Justified</td> </tr> </tbody> </table>	1	2	3	4	5	6	DATA FORMAT	1	0	0	1	0	0	I2S Compatible	1	0	0	0	0	1	24-bit Right Justified	1	0	0	0	0	0	Left Justified
1	2	3	4	5	6	DATA FORMAT																							
1	0	0	1	0	0	I2S Compatible																							
1	0	0	0	0	1	24-bit Right Justified																							
1	0	0	0	0	0	Left Justified																							
SW2	After an input data format change has been made using SW1, the CS8427 will only latch the new settings after SW2 has been pressed and released.																												
SW3	Pins 1 & 2 SHORT - DACLRC used to supply ADCLRC in Slave Mode. Pins 2 & 3 SHORT - external ADCLRC may be applied via J9.																												

Table 4 Switches

WM8734 OPERATION

SOFTWARE CONTROL

There are two possible serial control modes that may be selected to operate the WM8734. The standard SPI user interface is a 3-wire solution with the second option being a 2-wire solution.

To operate the WM8734 in SPI (3-wire) mode, the jumper on link J8 must be removed leaving pins 1 and 2 OPEN. The 3-wire serial interface then becomes active on pins 18(SCLK), 17(SDIN) and 16(CSB). The serial interface on the board can be connected to a PC via the printer port or any other standard parallel port. The port used can be selected through the software provided. The software supplied with this kit gives the user access to all the possible features provided by the WM8734. The 3-wire latch, data and clock lines may also be connected to the board via the test points TP3 (CSB), TP2 (SDIN) and TP1 (SCLK).

Please refer to the WM8734 datasheet for full details of the serial interface timing and all register features.




Figure 2 3-Wire Serial Interface

To operate the WM8734 in 2-wire mode, the jumper on link J8 must SHORT pins 1 and 2. The 2-wire serial interface becomes active on pins 18(SCLK) and 17(SDIN). The serial interface on the board can be connected to a PC via the printer port or any other standard parallel port. **Note: a bi-directional parallel port is required for 2-wire operation¹.** The 2-wire data and clock lines may also be connected to the board via the test points TP2 (SDIN) and TP1 (SCLK).

When used in 2-wire mode, the WM8734 has two possible addresses (0011010 [0x34h] or 0011011 [0x36h]) that are selectable by pulling CSB low or high. If connecting a probe to the Test Points it must be noted that the CSB line is pulled high on the WM8734 evaluation board selecting address 0011011. CSB must be pulled low or driven low through the software writes if address 0011010 is used (as is done in the WM8734-EV1S software provided).




Figure 3 2-Wire Serial Interface

Note:

1. If the 2-wire mode is not reporting as expected then the most likely cause is that the parallel port being used is not bi-directional. In most PC's, the parallel port can be configured in the BIOS settings during initial power up.

Register	B 15	B 14	B 13	B 12	B 11	B 10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
R0 (00h)	0	0	0	0	0	0	0	LRIN BOTH	LIN MUTE	0	0	LINVOL				
R1 (02h)	0	0	0	0	0	0	1	RLIN BOTH	RIN MUTE	0	0	RINVOL				
R4 (08h)	0	0	0	0	1	0	0	0	0	0	0	DAC SEL	0	0	0	0
R5 (0Ah)	0	0	0	0	1	0	1	0	0	0	0	HPOR	DAC MU	DEEMPH		ADC HPD
R6 (0Ch)	0	0	0	0	1	1	0	0	PWR OFF	1	1	OUTPD	DACPD	ADCPD	1	LINEIN PD
R7 (0Eh)	0	0	0	0	1	1	1	0	BCLK INV	MS	LR SWAP	LRP	IWL		FORMAT	
R8 (10h)	0	0	0	1	0	0	0	0	0	CLK1 DIV2	SR				BOSR	USB/ NORM
R9 (12h)	0	0	0	1	0	0	1	0	0	0	0	0	0	0	0	ACTIVE
R15(1Eh)	0	0	0	1	1	1	1	RESET								
	ADDRESS							DATA								

Table 5 Mapping of Program Registers

Please refer to the WM8734 datasheet for full details of the serial interface timing and all register features

WM8734-EV1M

SERIAL INTERFACE SOFTWARE DESCRIPTION

SOFTWARE INSTALLATION

There are 2 floppy disks supplied with this evaluation kit. To install the software:

1. Insert disk 1
2. Select the 'Start' button on the Windows task bar and the 'Run...' option.
3. Type "A:\setup" and then press OK.
4. Follow the on-screen instructions

SOFTWARE OPERATION




Figure 4 WM8734 Default Screen Settings

The WM8734 default screen settings shown in Figure 4 resemble the default state of the device at initial power on. After a device Reset the 'WM8734' button can be pressed to set the software interface to match the WM8734 register values. Pressing the 'WM8734' button does not write to the WM8734, it only changes the software screen settings.

Important: It must be noted that the CS8427 SPDIF decoder IC will only work at a rate of 256fs. This will limit the sample rates that may be set using the WM8734 unless an external source is used supplying signals directly to the relevant pins of header H1 or taking the signals from the relevant pins of header H2.

DAC DEFAULT SETUP




Figure 5 DAC Default Screen Settings

By pressing the DAC default button, the software writes to the device setting the SPDIF_In through DAC to Line_Out path active in 24-bit, I²S input data format. This is to ease the initial use of the WM8734 until the user becomes familiar with both device and software operation.




Figure 6 WM8734-EV1B Board Setup for DAC Operation

Note: Setup for Slave Mode; SPI software control mode. The WM8734 registers must be set accordingly by pressing the DAC button as described above.

WM8734-EV1M

LINKS & JUMPERS	STATUS	DESCRIPTION
J8	OPEN	SPI software interface control
J21	OPEN	ROUT signal is AC coupled
J18	OPEN	LOUT signal is AC coupled
J14 (BCLK)	SHORT	Slave mode
J16 (DACLRC)	SHORT	Slave mode
J17 (ADCLRC)	SHORT	Slave mode
SW3	OFF Position	ADCLRC not required for DAC operation
H1	SHORT opposite pins	Digital audio interface input (DAC) signals
H2	All opposite pins OPEN	Digital audio interface output (ADC) signals

Table 6 DAC Test Jumper Setup (Slave Mode)

ADC DEFAULT SETUP




Figure 7 ADC Default Screen Settings

By pressing the ADC default button, the software writes to the device setting the Line_In through ADC to SPDIF_Out path active. This is to ease the initial use of the WM8734 until the user becomes familiar with both device and software operation.




Figure 8 WM8734-EV1B Board Setup for ADC Operation

Note: Setup for Slave Mode; SPI software control mode. The WM8734 registers must be set accordingly by pressing the ADC button as described above.

WM8734-EV1M

LINKS & JUMPERS	STATUS	DESCRIPTION
J8	OPEN	SPI software interface control
J21	OPEN	ROUT signal is AC coupled
J18	OPEN	LOUT signal is AC coupled
J14 (BCLK)	SHORT	Slave mode
J16 (DACLRC)	SHORT	Slave mode
J17 (ADCLRC)	SHORT	Slave mode
SW3	Pins 1 & 2 SHORT	DACLRC used to supply ADCLRC in Slave mode.
H1	Opposite pins 5/6 and 7/8 OPEN. All other opposite pins SHORT.	Digital audio interface input (DAC) signals. DACDAT should not be connected as it may cause reduced ADC measurement performance
H2	All opposite pins OPEN	Digital audio interface output (ADC) signals

Table 7 ADC Test Jumper Setup (Slave Mode)

CHANGING THE DEFAULT SETUP

If any further changes are made to the settings, after a default button is pressed, the Submit button must be pressed to write the new settings to the WM8734.




Figure 9 Changing Default Settings

Once any of the WM8734 default settings are changed on the control panel, the relevant section is highlighted (see Figure 9) to show the section where the setting has changed. For example, as shown in Figure 9, the Master/Slave switch has changed state from Slave to Master. The highlight around the relevant section also has the purpose of letting the user know that they have not yet submitted the required changes to the WM8734. After a Submit, all the sections default back to their original 'panel grey' colour. The Submit button also becomes inactive until another change is made to the register settings.

All volume sliders are automatically submitted to the WM8734, and updated in "real-time".

If the WM8734 has been set active and a change is made to the Digital Audio Interface or the Sampling Control, the Active switch goes automatically to Inactive (as suggested in the WM8734 datasheet). This is to ensure that there are no digital interface issues caused by changes being made to these sections while the Active switch is in the 'Active' position.

SOFTWARE MENU FEATURES




Figure 11 Options Available from the File Menu

Figure 11 shows the 'File' menu. This menu is used for printing the screen to the PC's default printer and to exit the WM8734 software.




Figure 12 Options Available from the Radix Menu

The 'Radix' menu shown in Figure 12 allows the user to choose which numeric format to view the Line Input volume control settings in.




Figure 13 Options Available from the Port Menu

The 'Port' menu shown in Figure 13 allows the user to specify a parallel port address on the PC.

The 'Help' menu (not shown) gives the software version number and contact details if further assistance is required.




Figure 14 Options Available from the Software Interface Menu

The 'Software Interface' menu shown in Figure 14 allows the user to select which method of control is to be used. 3-wire (SPI); or 2-wire with a choice of two available addresses offered by the WM8734.

The current software control method is displayed in the box highlighted in red at the bottom of the software control window. In 2-wire mode, the result of the write is also displayed. As shown in Figure 15, an 'Error in Address' has been reported - Please refer to the WM8734 datasheet for a full explanation of 2-wire mode operation.




Figure 15 2-wire Interface Write Result

If clicked on, the Wolfson logo in the bottom left of the control panel window will open the Wolfson website (www.wolfsonmicro.com) in the PC's default browser.

WM8734-EV1B SCHEMATIC




Figure 16 Functional Diagram




Figure 17 SPDIF Interface




Figure 18 Analogue Input




Figure 19 Software Control




Figure 20 Level Shift




Figure 21 WM8734




Figure 22 Analogue Output




Figure 23 Power

WM8734-EV1B PCB LAYOUT




Figure 24 Top Layer Silkscreen




Figure 25 Top Layer




Figure 26 Bottom Layer




Figure 27 Bottom Layer Silkscreen

WM8734-EV1B BILL OF MATERIAL

Description	Reference	QTY
74ALVC164245 16 Bit Dual Supply Bus Transceiver SSO	U3	1
10uF 6.3 Dia 2.5 pitch Oscon Through Hole Cap. 16V 20%	C4-6 C10 C18-19 C28 C30 C42 C47	10
1uF 4 Dia 2 pitch Oscon Through Hole Cap. 25V 20%	C16 C33	2
0.01uF 0805 SMD Ceramic Capacitor 50V X7R	C17	1
0.1uF 0805 SMD Ceramic Capacitor 50V X7R	C1-3 C7-9 C11 C14-15 C20-22 C26-27 C29 C31-32 C34 C36 C39-40 C45	22
1nF 0805 SMD Ceramic Capacitor 50V NPO	C25 C35	2
1uF 0805 SMD Ceramic Capacitor 10V X7R	C12 C23	2
220pF 0805 SMD Ceramic Capacitor 50V X7R	C13 C24 C43-44	4
82nF 0805 SMD Ceramic Capacitor 25V X7R	C38	1
Unpop 0805 SMD Ceramic Capacitor site	R36	1
2.2nF 1206 SMD Ceramic Capacitor 50V NPO	C37	1
0.47uF MKS02 leaded Polyester Capacitor 50V 20%	C41 C46	2
1x10 2.54mm pitch PCB Pin Header VERTICAL	J10 J15	2
2x6 2.54mm pitch PCB Pin Header VERTICAL	H2	1
2x8 2.54mm pitch PCB Pin Header VERTICAL	H1	1
36-way Centronics/IEE488 PCB mountable Connector	J5	1
JSK9-16-G0 PCB 1x3 Jumper Switch 0.1" Center-off VERTICAL	SW3	1
4mm Non-Insulated Panel Socket 16A	J1-4 J6-7	6
Phono Socket PCB mount BLACK	J22	1
Phono Socket PCB mount RED	J13 J19	2
Phono Socket PCB mount WHITE	J11 J23	2
Phono Socket PCB mount YELLOW	J12	1
SMB Connector PCB Mount 50 Ohm VERTICAL	J9 J20	2
CS8427 96KHz Audio Transceiver	U5	1
DS1813 5V active Low Power-On-Reset chip SOT	U2	1
0R 1206 Resistor on 1210 Inductor site	L1-5	5
3.3uH 1210 Surface Mount Inductor 'NA series'	L7	1
47uH 1210 Surface Mount Inductor 'PA series'	L6	1
Unpop 1210 Surface Mount Inductor site	L8	1
1x2 PCB Pin Header 0.1" VERTICAL	J8 J14 J16-18 J21	6
0R 0805 SMD chip resistor 1% 0.1W	R38 R41	2
100K 0805 SMD chip resistor 1% 0.1W	R26	1
100R 0805 SMD chip resistor 1% 0.1W	R32 R34	2
10K 0805 SMD chip resistor 1% 0.1W	R28	1
1K2 0805 SMD chip resistor 1% 0.1W	R1 R3 R5	3
39R 0805 SMD chip resistor 1% 0.1W	R29	1
47K 0805 SMD chip resistor 1% 0.1W	R7-19 R31 R33	15
4K7 0805 SMD chip resistor 1% 0.1W	R2 R4 R6	3
5k1 0805 SMD chip resistor 1% 0.125W	R27	1
5K6 0805 SMD chip resistor 1% 0.1W	R20-21 R24-25	4
620R 0805 SMD chip resistor 1% 0.1W	R37	1
75R 0805 SMD chip resistor 1% 0.125W	R23	1
8K2 0805 SMD chip resistor 1% 0.1W	R30	1
Unpopulated 0805 resistor site	R22 R35 R39-40	4
DIL Switch 6-Way Rocker	SW1	1
B3F1000 SPNO PCB mount switch	SW2	1
1.32mm PCB Test Terminal BLACK	TP4-5 TP7 TP9	4
1.32mm PCB Test Terminal RED	TP1-3 TP6 TP8	5

WM8734-EV1M

Description	Reference	QTY
TORX176 Digital Audio Optical Receiver	U1	1
TOTX176 Digital Audio Optical Transmitter	U6	1
2:1 Ratio 96KHz SPDIF Digital Audio transformer SOIC ¹	T1	1
TN0200T N- Channel MOSFET SOT23	Q1-3	3
WM8734 Stereo Audio CODEC SSOP	U4	1

Table 9 Board Bill of Materials

Note:

1. The audio transformer used on this board is manufactured by Scientific Conversion Inc. (www.scientificconversion.com).

APPENDIX A

EXTERNAL DSP CONNECTION TO THE WM8734-EV1B

The WM8734-EV1B evaluation board has been designed to allow it to be easily connected to an external DSP platform with error free operation.

The following information is provided to ease the connection process and ensure that all signals sent and received by the WM8734-EV1B are reliable and at the correct voltage levels.

AUDIO INTERFACE CONNECTIONS

It is recommended that twisted pair (signal twisted with GND) or shielded wires are used to make the audio interface connections between the DSP and WM8734-EV1B platforms. This is to ensure that no interference or noise is picked up by the clocks or data lines, thus reducing performance and reliability.

When the WM8734 is set in **Slave Mode**, the jumpers on header H1 should be removed, disconnecting the digital input section of the evaluation board. The audio interface timing and data signals from the DSP platform should then be connected as shown in Figure 28. The signals should be connected to H1 and not on the header strips J10 and J15 running up each side of the device. Connecting the signals on the output side of the level-shift IC (U3) will cause drive contention between U3 and the DSP and could result in damage to either or both devices. In most cases, the DSP supplies will be set around 3V for low power portable applications. The inputs to the level-shift IC (74ALVC164245) have a TTL threshold (i.e. Logic High = +2V(min); Logic Low = +0.8V(max)) and low input current requirements (i.e. 15uA max) allowing most DSP's to connect directly.




Figure 28 Connections from DSP Platform

The digital inputs to the WM8734 have a CMOS threshold (i.e. Logic High (min) = $DBVDD \times 0.7$; Logic Low (max) = $DBVDD \times 0.3$). These are met directly by the level shift IC outputs.

The jumpers on H2 should also be removed, disconnecting the digital output section of the WM8734 evaluation board. The ADCDAT data from the WM8734 should then be connected to the DSP via pin 6 of header strip J15 and the GND connection should be taken from pin 1 of header strip J15.

The ADCDAT signal should be taken direct from the WM8734 digital output as the output side of the level-shift IC (U3) from the WM8734 is pulled up to +5V which may overdrive and cause damage to the DSP inputs. The digital output levels of the WM8734 are Logic High (min) = $DBVDD \times 0.9$; Logic Low (max) = $DBVDD \times 0.1$ which should meet the input level requirements of most DSPs running at +3V supplies. If the DSP is running with +5V supplies then the connections to it should be made from the output side of the level-shift IC (U3), connecting the signals as shown in Figure 29.




Figure 29 Data Connection to the DSP Platform (+5V tolerant input levels)

WM8734-EV1M

When the WM8734 is set to **Master mode**, the jumpers on header H1 should be removed, disconnecting the digital input section of the evaluation board. If an external MCLK signal is being used (i.e. supplied by the DSP) then the DSP platform should be connected as shown in Figure 30. The signal should be connected to H1 and not on the header strip J15 running up the side of the device. Connecting the signal on the output side of the level-shift IC (U3) will cause drive contention between U3 and the DSP and could result in damage to either or both devices. In most cases, the DSP supplies will be set around +3V for low power portable applications. The inputs to the level-shift IC (74ALVC164245) have a TTL threshold (i.e. Logic High = +2V(min); Logic Low = +0.8V(max)) and low input current requirements (i.e. 15uA max) allowing most DSPs to connect directly.




Figure 30 Timing Connections from DSP Platform

The digital inputs to the WM8734 have a CMOS threshold (i.e. Logic High (min) = $DBVDD \times 0.7$; Logic Low (max) = $DBVDD \times 0.3$). These are met directly by the level shift IC outputs.

The jumpers on H2 should also be removed, disconnecting the digital output section of the WM8734 evaluation board. The ADCDAT, BCLK and ADCLRC signals from the WM8734 should then be connected to the DSP from headers J10 and J15 running up each side of the WM8734.

The ADCDAT, BCLK and ADCLRC signals should be taken direct from the WM8734 digital output as the output side of the level-shift IC (U3) from the WM8734 is pulled up to +5V which may overdrive and cause damage to the DSP inputs. The digital output levels of the WM8734 are Logic High (min) = $DBVDD \times 0.9$; Logic Low (max) = $DBVDD \times 0.1$ which should meet the input level requirements of most DSPs running at +3V supplies. If the DSP is running with +5V supplies (and +5V tolerant inputs) then the connections from the WM8734 evaluation board to the DSP should be made from H2 on the output side of the level-shift IC from the WM8734 as shown in Figure 31.




Figure 31 Connections to the DSP Platform (+5V tolerant input levels)

This will ensure that the DSP input level specifications are met.

SOFTWARE INTERFACE

When using the WM8734-EV1B evaluation board with a DSP platform, the registers may be set using the supplied software with a PC and parallel port cable as shown in Figure 32.

If the DSP is being used to write to the WM8734 registers as well as supplying/receiving the audio interface timing and data signals, then it is recommended that twisted pair or shielded wires are used to connect the DSP platform to the WM8734-EV1B. If the DSP supplies are set to the same voltage as the $DBVDD$ supplies of the WM8734; a direct connection can be made to pin 6 (CSB), pin 7 (SDIN) and pin 8 (SCLK) of header strip J10 for 3-wire software mode as shown in Figure 33. If the DSP is running at a higher voltage (e.g. +5V) than the WM8734, then the signals from the DSP platform should be connected to test points TP3 (CSB), TP2 (SDIN) and TP1 (SCLK). Connecting the higher voltage signals from the DSP to the test points will level shift them through the transistors down to the same level as the $DBVDD$ supply as shown in Figure 34. This will ensure that the WM8734 input CMOS thresholds (i.e. Logic High (min) = $DBVDD \times 0.7$; Logic Low (max) = $DBVDD \times 0.3$) are met and no damage is done to the device.

The same connections apply for controlling the WM8734 via 2-wire software mode (i.e. only pin 9 (SDIN) and pin 10 (SCLK) of header strip J10 are used). Pin 6 (CSB) can be pulled low on the board if device address 0011010 [0x34h] is required or pulled high address 0011011 [0x36h] is required.

CONNECTION DIAGRAMS




Figure 32 DSP Connection with PC Control using Wolfson Software




Figure 33 Full DSP Control with Equal Supplies for DSP and WM8734




Figure 34 Full DSP Control with Higher DSP Supply than WM8734

EVALUATION SUPPORT

The aim of this evaluation kit is to help you to become familiar with the functionality and performance of the WM8734, stereo CODEC.

If you require more information or require technical support please contact Wolfson Microelectronics Applications group through the following channels:

Email: apps@wolfsonmicro.com
Telephone Apps: (+44) 131 272 7070
Fax: (+44) 131 272 7001
Mail: Applications at the address on the last page.

or contact your local Wolfson representative.

Additional information may be made available from time to time on our web site at <http://www.wolfsonmicro.com>

IMPORTANT NOTICE

Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards.

WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof.

Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service is an unfair and deceptive business practice, and WM is not responsible or liable for any such use.

Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

ADDRESS:

Wolfson Microelectronics plc
20 Bernard Terrace
Edinburgh
EH8 9NX
United Kingdom

Tel :: +44 (0)131 272 7000

Fax :: +44 (0)131 272 7001

Email :: apps@wolfsonmicro.com

