

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

GENERAL DESCRIPTION

The ALD4702 is a quad monolithic precision CMOS rail-to-rail operational amplifier intended for a broad range of analog applications using $\pm 2.5 \text{V}$ to $\pm 6 \text{V}$ dual power supply systems, as well as +4V to +12V battery operated systems. All device characteristics are specified for +5V single supply or $\pm 2.5 \text{V}$ dual supply systems. Total supply current for four operational amplifiers is 6mA maximum at 5V supply voltage. It is manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process.

The ALD4702 is designed to offer a trade-off of performance parameters providing a wide range of desired specifications. It offers the popular industry pin configuration of LM324 and ICL7641 types.

The ALD4702 has been developed specifically with the +5V single supply or $\pm 2.5 V$ dual supply user. Several important characteristics of the device make many applications easy to implement for these supply voltages. First, the operational amplifier can operate with rail to rail input and output voltages. This feature allows numerous analog serial stages to be implemented without losing operating voltage margin. Secondly, the device was designed to accommodate mixed applications where digital and analog circuits may work off the same 5V power supply. Thirdly, the output stage can drive up to 400pF capacitive and $5 \mathrm{K}\Omega$ resistive loads in non-inverting unity gain connection and double the capacitance in the inverting unity gain mode.

These features, coupled with extremely low input currents, high voltage gain, useful bandwidth of 1.5 MHz, a slew rate of $2.1 V/\mu s$, low power dissipation, low offset voltage and temperature drift, make the ALD4702 a truly versatile, user friendly, operational amplifier.

The ALD4702 is designed and fabricated with silicon gate CMOS technology, and offers 1pA typical input bias current. On-chip offset voltage trimming allows the device to be used without nulling in most applications. The device offers typical offset drift of less than $7\mu V/$ °C which eliminates many trim or temperature compensation circuits. For precision applications, the ALD4702 is designed to settle to 0.01% in $8\mu s$.

ORDERING INFORMATION

Operating Temperature Range*										
-55°C to +125°C	0°C to +70°C	0°C to +70°C								
14-Pin	14-Pin	14-Pin								
CERDIP	Small Outline	Plastic Dip								
Package	Package (SOIC)	Package								
ALD4702A DB	ALD4702A SB	ALD4702A PB								
ALD4702B DB	ALD4702B SB	ALD4702B PB								
ALD4702 DB	ALD4702 SB	ALD4702 PB								

^{*} Contact factory for industrial temperature range


FEATURES

- · Rail-to-rail input and output voltage ranges
- Symmetrical push-pull class AB output drivers
- All parameters specified for +5V single supply or ±2.5V dual supply systems
- Inputs can extend beyond supply rails by 300mV
- Outputs settle to 2mV of supply rails
- High load capacitance capability up to 4000pF
- No frequency compensation required -unity gain stable
- Extremely low input bias currents --1.0pA typical
- Ideal for high source impedance applications
- Dual power supply ±2.5V to ±5.0V operation
- Single power supply +5V to +12V operation
- High voltage gain-typically 85V/mV @ ±2.5V and 250V/mV @ ±5.0V
- Drive as low as 2KΩ load with 5mA drive current
- Output short circuit protected
- Unity gain bandwidth of 1.5MHz
- Slew rate of 1.9V/μs
- · Low power dissipation

APPLICATIONS

- Voltage amplifier
- Voltage follower/buffer
- Charge integrator
- Photodiode amplifier
- Data acquisition systems
- · High performance portable instruments
- Signal conditioning circuits
- Sensor and transducer amplifiers
- · Low leakage amplifiers
- Active filters
- · Sample/Hold amplifier
- Picoammeter
- Current to voltage convert
- Coaxial cable driver

PIN CONFIGURATION



© 1998 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com

ABSOLUTE MAXIMUM RATINGS

Supply voltage, V+ referenced to V-	-0.3V to V++13.2V
Supply voltage, V _S referenced to V	±6.6V
Differential input voltage range —	-0.3V to V++0.3V
Power dissipation ————————————————————————————————————	600 mW
Operating temperature range PB, SB package ————————————————————————————————————	0°C to +70°C
DB package	-55°C to +125°C
Storage temperature range	65°C to +150°C
Lead temperature, 10 seconds	+260°C

OPERATING ELECTRICAL CHARACTERISTICS $T_A = 25$ °C $V_S = \pm 2.5$ V unless otherwise specified

		4702A 4702B				4702						
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Supply Voltage	Vs V+	±2.0 4.0		±6.0 12.0	±2.0 4.0		±6.0 12.0	±2.0 4.0		±6.0 12.0	V V	Dual Supply Single Supply
Input Offset Voltage	Vos			1.0 2.0			2.0 3.5			5.0 6.5	mV mV	$R_S \le 100K\Omega$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Input Offset Current	Ios		1.0	25 240		1.0	25 240		1.0	25 240	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Input Bias Current	I _B		1.0	30 300		1.0	30 300		1.0	30 300	pA pA	$T_A = 25^{\circ}C$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Input Voltage Range	VIR	-0.3 -2.8		5.3 +2.8	-0.3 -2.8		5.3 +2.8	-0.3 -2.8		5.3 +2.8	V V	V+ = +5V V _S = ±2.5V
Input Resistance	RIN		10 ¹²			10 ¹²			10 ¹²		Ω	
Input Offset Voltage Drift	TCV _{OS}		7			7			7		μV/°C	R _S ≤ 100KΩ
Power Supply Rejection Ratio	PSRR	65 65	83 83		65 65	83 83		60 60	83 83		dB	$R_S \le 100K\Omega$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Common Mode Rejection Ratio	CMRR	65 65	83 83		65 65	83 83		60 60	83 83		dB	$R_S \le 100K\Omega$ $0^{\circ}C \le T_A \le +70^{\circ}C$
Large Signal Voltage Gain	Av	15	28 100		15	28 100		12	28 100		V/mV V/mV	$\begin{aligned} R_L &= 10 K \Omega \\ R_L &\geq 1 M \Omega \end{aligned}$
Output Voltage	VO low VO high	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	4.99	0.002 4.998	0.01	V	$R_L = 1M\Omega$ Single supply $0^{\circ}C \le T_A \le +70^{\circ}C$
Range	V _O low V _O high	2.40	-2.44 2.44	-2.40	2.40	-2.44 2.44	-2.40	2.40	-2.44 2.44	-2.40	V	$R_L = 10K\Omega$ Dual supply $0^{\circ}C \le T_A \le +70^{\circ}C$
Output Short Circuit Current	I _{SC}		8			8			8		mA	
Supply Current	Is		4.0	6.0		4.0	6.0		4.0	6.0	mA	V _{IN} = 0V No Load
Power Dissipation	P _D		20	30		20	30		20	30	mW	$V_S = \pm 2.5V$ All four amplifiers
Input Capacitance	C _{IN}		1			1			1		pF	
Bandwidth	B _W	0.7	1.5		0.7	1.5		0.7	1.5		MHz	
Slew Rate	SR	1.1	1.9		1.1	1.9		1.1	1.9		V/µs	A _V = +1 R _L = 10KΩ
Rise time	t _r		0.2			0.2			0.2		μs	R _L = 10KΩ
Overshoot Factor			10			10			10		%	$R_L = 10K\Omega \ C_L = 100pF$

OPERATING ELECTRICAL CHARACTERISTICS (cont'd) TA = 25°C VS = ± 2.5 V unless otherwise specified

			4702A			4702B 4702			4702			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Uni	Test Conditions
Maximum Load Capacitance	CL		400 4000			400 4000			400 4000		pF pF	Gain = 1 Gain = 5
Input Noise Voltage	e _n		26			26			26		nV/√Hz	f = 1KHz
Input Current Noise	i _n		0.6			0.6			0.6		fA/√Hz	f = 10Hz
Settling Time	t _s		8.0 3.0			8.0 3.0			8.0 3.0		μs μs	0.01% 0.1% $A_V = -1$ $R_L = 5K\Omega$ $C_L = 50pF$

$T_A = 25$ °C $V_S = \pm 5.0$ V unless otherwise specified

			4702A		4702B			4702				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Power Supply Rejection Ratio	PSRR		83			83			83		dB	R _S ≤ 100KΩ
Common Mode Rejection Ratio	CMRR		83			83			83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	Av		250			250			250		V/mV	$R_L = 10K\Omega$
Output Voltage Range	V _O low V _O high	4.8	-4.90 4.93	-4.8	4.8	-4.90 4.93	-4.8	4.8	-4.90 4.93	-4.8	٧	$R_L = 10 K\Omega$
Bandwidth	BW		1.7			1.7			1.7		MHz	
Slew Rate	S _R		2.8			2.8			2.8		V/µs	A _V = +1 C _L = 50pF

$V_S = +5.0 V \text{ -}55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ unless otherwise specified


			4702A I	DA		4702B DA 47		4702	DA			
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
Input Offset Voltage	Vos			2.0			4.0			7.0	mV	$R_S \le 100 K\Omega$
Input Offset Current	los			8.0			8.0			8.0	nA	
Input Bias Current	lΒ			10.0			10.0			10.0	nA	
Power Supply Rejection Ratio	PSRR	60	75		60	75		60	75		dB	R _S ≤ 100KΩ
Common Mode Rejection Ratio	CMRR	60	83		60	83		60	83		dB	R _S ≤ 100KΩ
Large Signal Voltage Gain	Av	10	25		10	25		7	25		V/mV	$A_V = +1$ $R_L \le 10K\Omega$
Output Voltage Range	V _O low V _O high	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	4.8	0.1 4.9	0.2	V	$R_L \le 10 K\Omega$

Design & Operating Notes:


- 1. The ALD4702 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. The ALD4702 is internally compensated for unity gain stability using a novel scheme. This design produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. A unity gain buffer using the ALD4702 will typically drive 400pF of external load capacitance without stability problems. In the inverting unity gain configuration, it can drive up to 800pF of load capacitance. Compared to other CMOS operational amplifiers, the ALD4702 is much more resistant to parasitic oscillations.
- 2. The ALD4702 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail-to-rail input common mode voltage range. With the common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V above the negative supply voltage. As offset voltage trimming on the ALD4702 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain greater than 2.5 (5V operation), where the common mode voltage does not make excursions below this switching point.
- 3. The input bias and offset currents are essentially input protection diode


- reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. For applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding.
- 4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor when connected. In the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes the ALD4702 an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks.
- 5. The ALD4702 operational amplifier has been designed with static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages to not exceed 0.3V of the power supply voltage levels. Alternatively, a 100KΩ or higher value resistor at the input terminals will limit input currents to acceptable levels while causing very small or negligible accuracy effects.


TYPICAL PERFORMANCE CHARACTERISTICS



SUPPLY VOLTAGE (V)









ALD4702A/ALD4702B ALD4702 Advanced Linear Devices


TYPICAL PERFORMANCE CHARACTERISTICS










SUPPLY VOLTAGE (V)










OPEN LOOP VOLTAGE GAIN AS A








LARGE - SIGNAL TRANSIENT




SMALL - SIGNAL TRANSIENT RESPONSE




TYPICAL APPLICATIONS

RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER

RAIL-TO-RAIL WAVEFORM







Performance waveforms.
Upper trace is the output of a
Wien Bridge Oscillator. Lower
trace is the output of Rail-to-Rail
voltage follower.

LOW OFFSET SUMMING AMPLIFIER


PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER






WIEN BRIDGE OSCILLATOR (RAIL-TO -RAIL) SINE WAVE GENERATOR

RAIL-TO-RAIL VOLTAGE COMPARATOR





ALD4702A/ALD4702B ALD4702 Advanced Linear Devices