

## Voltage Detector with Separated Sense Pin & Delay Capacitor Pin

### ■GENERAL DESCRIPTION

The XC6118 series is a low power consumption voltage detector with high accuracy detection, manufactured using CMOS process and laser trimming technologies.

Since the sense pin is separated from the power supply pin, it allows the IC to monitor the other power supply.

The XC6118 can maintain the state of detection even when voltage of the monitored power supply drops to 0V.

Moreover, a release delay time can be adjusted by the external capacitor connected to the Cd pin.

The V<sub>OUT</sub> pin is available in both CMOS and N-channel open drain output configurations.


### ■APPLICATIONS

- Microprocessor reset circuitry
- Charge voltage monitors
- Memory battery back-up switch circuits
- Power failure detection circuits

### ■FEATURES


<b>High Accuracy</b>	: $\pm 2\%$ (Detect Voltage $\geq 1.5V$ ) : $\pm 30mV$ (Detect Voltage $< 1.5V$ )
<b>Low Power Consumption</b>	: $0.4 \mu A$ (Detect, V <sub>IN</sub> =1.0V) (TYP.) : $0.8 \mu A$ (Release, V <sub>IN</sub> =1.0V)(TYP.)
<b>Detect Voltage Range</b>	: 0.8V~5.0V (0.1V increments)
<b>Operating Voltage Range</b>	: 1.0V~6.0V
<b>Temperature Characteristics</b>	: $\pm 100ppm/^{\circ}C$ (TYP.)
<b>Output Configuration</b>	: CMOS, N-channel open drain
<b>Operating Temperature Range</b>	: -40°C~+85°C
<b>Separated Sense Pin</b>	: Power supply separation
<b>Built-in delay time</b>	: Release delay time adjustable
<b>Packages</b>	: USP-4, SOT-25

### ■TYPICAL APPLICATION CIRCUIT




### ■TYPICAL PERFORMANCE CHARACTERISTICS


#### ● Output Voltage vs. Sense Voltage



## ■ PIN CONFIGURATION



USP-4  
(BOTTOM VIEW)



SOT-25  
(TOP VIEW)

- \* In the XC6118xxxA/B series, the dissipation pad should not be short-circuited with other pins.
- \* In the XC6118xxxC/D series, when the dissipation pad is short-circuited with other pins, connect it to the NC pin (No.2) pin before use.

## ■ PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTION
USP-4	SOT-25		
1	1	V <sub>OUT</sub>	Output (Detect "L")
2	5	Cd	Delay Capacitance (*1)
2	-	NC	No Connection
3	4	V <sub>SEN</sub>	Sense
4	3	V <sub>IN</sub>	Input
5	2	V <sub>SS</sub>	Ground (*2)

NOTE:

\*1: With the VSS pin of the USP-4 package, a tab on the backside is used as the pin No.5.

\*2: In the case of selecting no built-in delay capacitance pin type, the delay capacitance (Cd) pin will be used as the NC.

## ■ PRODUCT CLASSIFICATION

### ● Ordering Information

XC6118①②③④⑤⑥-⑦(\*1)

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
①	Output Configuration	C	CMOS output
		N	N-ch open drain output
②③	Detect Voltage	08~50	e.g. 18 → 1.8V
④	Options	A	Built-in delay capacitance pin, hysteresis 5% (TYP.)(Standard*)
		B	Built-in delay capacitance pin, hysteresis less than 1%(Standard*)
		C	No built-in delay capacitance pin, hysteresis 5% (TYP.) (Semi-custom)
		D	No built-in delay capacitance pin, hysteresis less than 1% (Semi-custom)
⑤⑥-⑦	Packages Taping Type (*2)	GR-G	USP-4 (Halogen & Antimony free)
		MR-G	SOT-25 (Halogen & Antimony free)

\*When delay function isn't used, open the delay capacitance pin before use.

(\*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.


(\*2) The device orientation is fixed in its embossed tape pocket.

For reverse orientation, please contact your local Torex sales office or representative.

(Standard orientation: ⑤R-⑦, Reverse orientation: ⑤L-⑦)


## ■ BLOCK DIAGRAMS

(1) XC6118CxxA




\*The delay capacitance pin ( $C_d$ ) is not connected to the circuit in the block diagram of XC6118CxxC (semi-custom).

(2) XC6118CxxB




\*The delay capacitance pin ( $C_d$ ) is not connected to the circuit in the block diagram of XC6118CxxD (semi-custom).

(3) XC6118NxxA



\*The delay capacitance pin ( $C_d$ ) is not connected to the circuit in the block diagram of XC6118NxxC (semi-custom).

(4) XC6118NxxB



\*The delay capacitance pin ( $C_d$ ) is not connected to the circuit in the block diagram of XC6118NxxD (semi-custom).

## ■ ABSOLUTE MAXIMUM RATINGS

### ● XC6118xxxA/B

T<sub>a</sub>=25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V <sub>IN</sub>	V <sub>SS</sub> -0.3~7.0	V
Output Current		I <sub>OUT</sub>	10	mA
Output Voltage	XC6118C <sup>(1)</sup>	V <sub>OUT</sub>	V <sub>SS</sub> -0.3~V <sub>IN</sub> +0.3	V
	XC6118N <sup>(2)</sup>		V <sub>SS</sub> -0.3~7.0	
Sense Pin Voltage		V <sub>SEN</sub>	V <sub>SS</sub> -0.3~7.0	V
Delay Capacitance Pin Voltage		V <sub>CD</sub>	V <sub>SS</sub> -0.3~V <sub>IN</sub> +0.3	V
Delay Capacitance Pin Current		I <sub>CD</sub>	5.0	mA
Power Dissipation	USP-4	P <sub>d</sub>	120	mW
	SOT-25		250	
Operating Temperature Range		T <sub>a</sub>	-40~+85	°C
Storage Temperature Range		T <sub>stg</sub>	-55~+125	°C

### ● XC6118xxxC/D

T<sub>a</sub>=25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V <sub>IN</sub>	V <sub>SS</sub> -0.3~7.0	V
Output Current		I <sub>OUT</sub>	10	mA
Output Voltage	XC6118C <sup>(1)</sup>	V <sub>OUT</sub>	V <sub>SS</sub> -0.3~V <sub>IN</sub> +0.3	V
	XC6118N <sup>(2)</sup>		V <sub>SS</sub> -0.3~7.0	
Sense Pin Voltage		V <sub>SEN</sub>	V <sub>SS</sub> -0.3~7.0	V
Power Dissipation	USP-4	P <sub>d</sub>	120	mW
	SOT-25		250	
Operating Temperature Range		T <sub>a</sub>	-40~+85	°C
Storage Temperature Range		T <sub>stg</sub>	-55~+125	°C

NOTE:

\*1: CMOS output

\*2: N-ch open drain output

## ■ ELECTRICAL CHARACTERISTICS

● XC6118xxxA

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Operating Voltage	V <sub>IN</sub>	V <sub>DF(T)</sub> =0.8~5.0V <sup>(*)1</sup>	1.0		6.0	V	-
Detect Voltage	V <sub>DF</sub>	V <sub>IN</sub> =1.0~6.0V		E-1		V	①
Hysteresis Width	V <sub>HYS</sub>	V <sub>IN</sub> =1.0~6.0V		E-2		V	①
Detect Voltage Line Regulation	ΔV <sub>DF</sub> / (ΔV <sub>IN</sub> • V <sub>DF</sub> )	V <sub>IN</sub> =1.0~6.0V		±0.1		%/V	①
Supply Current 1 <sup>(*)2</sup>	I <sub>SS1</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 0.9 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.4 0.4	1.0 1.0	μA	②
Supply Current 2 <sup>(*)2</sup>	I <sub>SS2</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 1.1 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.8 0.9	1.6 1.8	μA	②
Output Current <sup>(*)3</sup>	I <sub>OUT1</sub>	V <sub>SEN</sub> =0V, V <sub>DS</sub> =0.5V(Nch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =2.0V V <sub>IN</sub> =3.0V V <sub>IN</sub> =4.0V V <sub>IN</sub> =5.0V V <sub>IN</sub> =6.0V	0.1	0.7			
			0.8	1.6			
			1.2	2.0			
			1.6	2.3			
			1.8	2.4			
			1.9	2.5			
	I <sub>OUT2</sub>	V <sub>SEN</sub> =6.0V, V <sub>DS</sub> =0.5V(Pch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		-0.30 -1.00	-0.08 -0.70	mA	④
Leakage Current	CMOS Output	I <sub>LEAK</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>OUT</sub> =6.0V, Cd: Open	0.20		μA	③
	N-ch Open Drain Output			0.20	0.40		
Temperature Characteristics	ΔV <sub>DF</sub> / (ΔT <sub>opr</sub> • V <sub>DF</sub> )	-40 °C ≤ T <sub>a</sub> ≤ 85 °C		±100		ppm/°C	①
Sense Resistance <sup>(*)4</sup>	R <sub>SEN</sub>	V <sub>SEN</sub> =5.0V V <sub>IN</sub> =0V		E-4		MΩ	⑤
Delay Resistance <sup>(*)5</sup>	R <sub>DELAY</sub>	V <sub>SEN</sub> =6.0V V <sub>IN</sub> =5.0V Cd=0V	1.6	2.0	2.4	MΩ	⑥
Delay capacitance pin Sink Current	I <sub>CD</sub>	Cd=0.5V, V <sub>IN</sub> =1.0V		200		μA	⑥
Delay Capacitance Pin Threshold Voltage	V <sub>TCD</sub>	V <sub>SEN</sub> =6.0V V <sub>IN</sub> =1.0V V <sub>SEN</sub> =6.0V V <sub>IN</sub> =6.0V	0.4 2.9	0.5 3.0	0.6 3.1	V	⑦
Undefined Operation <sup>(*)6</sup>	V <sub>UNS</sub>	V <sub>IN</sub> =V <sub>SEN</sub> =0~1.0V		0.3	0.4	V	⑧
Detect Delay Time <sup>(*)7</sup>	t <sub>DF0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0→0V Cd: Open		30	230	μs	⑨
Release Delay Time <sup>(*)8</sup>	t <sub>DR0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0→6.0V Cd: Open		30	200	μs	⑨

## NOTE:

\*1: V<sub>DF(T)</sub>: Nominal detect voltage

\*2: Current to the sense resistor is not included.

\*3: I<sub>OUT2</sub> is applied only to the XC6118C series (CMOS output).\*4: It is calculated from the voltage value and the current value of the V<sub>SEN</sub>.\*5: It is calculated from the voltage value of the V<sub>IN</sub> and the current value of the Cd.\*6: Maximum V<sub>OUT</sub> voltage when V<sub>IN</sub> is changed from 0V to 1.0V under connecting the V<sub>IN</sub> pin to the V<sub>SEN</sub> pin.

This value is effective only to the XC6118C series (CMOS output).

\*7: Delay time from the time of V<sub>SEN</sub>=V<sub>DF</sub> to the time of V<sub>OUT</sub>=0.6V when the V<sub>SEN</sub> falls.\*8: Delay time from the time of V<sub>IN</sub>=V<sub>DF</sub>+V<sub>HYS</sub> to the time of V<sub>OUT</sub>=5.4V when the V<sub>SEN</sub> rises.

## ■ ELECTRICAL CHARACTERISTICS (Continued)

### ● XC6118xxxB

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS	
Operating Voltage	V <sub>IN</sub>	V <sub>DF(T)</sub> =0.8~5.0V <sup>(*)1</sup>	1.0		6.0	V	-	
Detect Voltage	V <sub>DF</sub>	V <sub>IN</sub> =1.0~6.0V		E-1		V	①	
Hysteresis Width	V <sub>HYS</sub>	V <sub>IN</sub> =1.0~6.0V		E-3		V	①	
Detect Voltage Line Regulation	ΔV <sub>DF</sub> / (ΔV <sub>IN</sub> • V <sub>DF</sub> )	V <sub>IN</sub> =1.0~6.0V		±0.1		%/V	①	
Supply Current 1 <sup>(*)2</sup>	I <sub>SS1</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 0.9 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.4 0.4	1.0 1.0	μA	②	
Supply Current 2 <sup>(*)2</sup>	I <sub>SS2</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 1.1 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.8 0.9	1.6 1.8	μA	②	
Output Current <sup>(*)3</sup>	I <sub>OUT1</sub>	V <sub>SEN</sub> =0V V <sub>DS</sub> =0.5V(Nch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =2.0V V <sub>IN</sub> =3.0V V <sub>IN</sub> =4.0V V <sub>IN</sub> =5.0V V <sub>IN</sub> =6.0V	0.1 0.8 1.2 1.6 1.8 1.9	0.7 1.6 2.0 2.3 2.4 2.5		mA	③	
	I <sub>OUT2</sub>	V <sub>SEN</sub> =6.0V V <sub>DS</sub> =0.5V(Pch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		-0.30 -1.00	-0.08 -0.70	mA	④	
Leakage Current	CMOS Output	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>OUT</sub> =6.0V, Cd: Open		0.20				
					0.20	0.40	μA	
Temperature Characteristics		ΔV <sub>DF</sub> / (ΔT <sub>opr</sub> • V <sub>DF</sub> )	-40 °C ≤ T <sub>a</sub> ≤ 85 °C		±100		ppm/°C	
Sense Resistance <sup>(*)4</sup>		R <sub>SEN</sub>	V <sub>SEN</sub> =5.0V V <sub>IN</sub> =0V		E-4	MΩ	⑤	
Delay Resistance <sup>(*)5</sup>		R <sub>DELAY</sub>	V <sub>SEN</sub> =6.0V V <sub>IN</sub> =5.0V Cd=0V	1.6	2.0	2.4	MΩ	
Delay capacitance pin Sink Current		I <sub>CD</sub>	Cd=0.5V, V <sub>IN</sub> =1.0V		200		μA	
Delay Capacitance Pin Threshold Voltage		V <sub>TCD</sub>	V <sub>SEN</sub> =6.0V V <sub>IN</sub> =1.0V V <sub>SEN</sub> =6.0V V <sub>IN</sub> =6.0V	0.4 2.9	0.5 3.0	0.6 3.1	V	
Undefined Operation <sup>(*)6</sup>		V <sub>UNS</sub>	V <sub>IN</sub> =V <sub>SEN</sub> =0~1.0V		0.3	0.4	V	
Detect Delay Time <sup>(*)7</sup>		t <sub>DD0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0→0V Cd: Open		30	230	μs	
Release Delay Time <sup>(*)8</sup>		t <sub>DR0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0→6.0V Cd: Open		30	200	μs	

### NOTE:

\*1: V<sub>DF(T)</sub>: Nominal detect voltage

\*2: Current to the sense resistor is not included.

\*3: I<sub>OUT2</sub> is applied only to the XC6118C series (CMOS output).

\*4: It is calculated from the voltage value and the current value of the V<sub>SEN</sub>.

\*5: It is calculated from the voltage value of the V<sub>IN</sub> and the current value of the Cd.

\*6: Maximum V<sub>OUT</sub> voltage when V<sub>IN</sub> is changed from 0V to 1.0V under connecting the V<sub>IN</sub> pin to the V<sub>SEN</sub> pin.

This value is effective only to the XC6118C series (CMOS output).

\*7: Delay time from the time of V<sub>SEN</sub>=V<sub>DF</sub> to the time of V<sub>OUT</sub>=0.6V when the V<sub>SEN</sub> falls.

\*8: Delay time from the time of V<sub>IN</sub>=V<sub>DF</sub>+V<sub>HYS</sub> to the time of V<sub>OUT</sub>=5.4V when the V<sub>SEN</sub> rises.

## ■ELECTRICAL CHARACTERISTICS (Continued)

●XC6118xxxC

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Operating Voltage	V <sub>IN</sub>	V <sub>DF(T)</sub> =0.8~5.0V <sup>(*)1)</sup>	1.0		6.0	V	-
Detect Voltage	V <sub>DF</sub>	V <sub>IN</sub> =1.0~6.0V		E-1		V	①
Hysteresis Width	V <sub>HYS</sub>	V <sub>IN</sub> =1.0~6.0V		E-2		V	①
Detect Voltage Line Regulation	ΔV <sub>DF</sub> / (ΔV <sub>IN</sub> · V <sub>DF</sub> )	V <sub>IN</sub> =1.0~6.0V		±0.1		%/V	①
Supply Current 1 <sup>(*)2)</sup>	I <sub>SS1</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 0.9 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.4 0.4	1.0 1.0	μA	②
Supply Current 2 <sup>(*)2)</sup>	I <sub>SS2</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 1.1 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.8 0.9	1.6 1.8	μA	②
Output Current <sup>(*)3)</sup>	I <sub>OUT1</sub>	V <sub>SEN</sub> =0V V <sub>DS</sub> =0.5V(Nch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =2.0V V <sub>IN</sub> =3.0V V <sub>IN</sub> =4.0V V <sub>IN</sub> =5.0V V <sub>IN</sub> =6.0V	0.1 0.8 1.2 1.6 1.8 1.9	0.7 1.6 2.0 2.3 2.4 2.5		mA	③
	I <sub>OUT2</sub>	V <sub>SEN</sub> =6.0V V <sub>DS</sub> =0.5V(Pch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		-0.30 -1.00	-0.08 -0.70	mA	④
Leakage Current	CMOS Output	I <sub>LEAK</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>OUT</sub> =6.0V, Cd: Open		0.20		③
	Nch Open Drain Output				0.20	0.40	
Temperature Characteristics	ΔV <sub>DF</sub> / (ΔT <sub>opr</sub> · V <sub>DF</sub> )	-40 °C ≤ T <sub>a</sub> ≤ 85 °C		±100		ppm/°C	①
Sense Resistance <sup>(*)4)</sup>	R <sub>SEN</sub>	V <sub>SEN</sub> =5.0V V <sub>IN</sub> =0V		E-4		MΩ	⑤
Undefined Operation <sup>(*)5)</sup>	V <sub>UNS</sub>	V <sub>IN</sub> =V <sub>SEN</sub> =0~1.0V		0.3	0.4	V	⑦
Detect Delay Time <sup>(*)6)</sup>	t <sub>DF0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0→0V		30	230	μs	⑨
Release Delay Time <sup>(*)7)</sup>	t <sub>DR0</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =0→6.0V		30	200	μs	⑨

## NOTE:

\*1: V<sub>DF(T)</sub>: Nominal detect voltage

\*2: Current to the sense resistor is not included.

\*3: I<sub>OUT2</sub> is applied only to the XC6118C series (CMOS output).\*4: It is calculated from the voltage value and the current value of the V<sub>SEN</sub>.\*5: Maximum V<sub>OUT</sub> voltage when V<sub>IN</sub> is changed from 0V to 1.0V under connecting the V<sub>IN</sub> pin to the V<sub>SEN</sub> pin.

This value is effective only to the XC6118C series (CMOS output).

\*6: Delay time from the time of V<sub>SEN</sub>=V<sub>DF</sub> to the time of V<sub>OUT</sub>= 0.6V when the V<sub>SEN</sub> falls.\*7: Delay time from the time of V<sub>IN</sub>=V<sub>DF</sub>+V<sub>HYS</sub> to the time of V<sub>OUT</sub>= 5.4V when the V<sub>SEN</sub> rises.

## ■ ELECTRICAL CHARACTERISTICS (Continued)

● XC6118xxxD

Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUITS
Operating Voltage	V <sub>IN</sub>	V <sub>DF(T)</sub> =0.8~5.0V <sup>(*)1</sup>	1.0		6.0	V	-
Detect Voltage	V <sub>DF</sub>	V <sub>IN</sub> =1.0~6.0V		E-1		V	①
Hysteresis Width	V <sub>HYS</sub>	V <sub>IN</sub> =1.0~6.0V		E-3		V	①
Detect Voltage Line Regulation	Δ V <sub>DF</sub> / (Δ V <sub>IN</sub> • V <sub>DF</sub> )	V <sub>IN</sub> =1.0~6.0V		±0.1		%/V	①
Supply Current 1 <sup>(*)2</sup>	I <sub>SS1</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 0.9 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.4 0.4	1.0 1.0	μA	②
Supply Current 2 <sup>(*)2</sup>	I <sub>SS2</sub>	V <sub>SEN</sub> =V <sub>DF</sub> × 1.1 V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		0.8 0.9	1.6 1.8	μA	②
Output Current <sup>(*)3</sup>	I <sub>OUT1</sub>	V <sub>SEN</sub> =0V V <sub>DS</sub> =0.5V(Nch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =2.0V V <sub>IN</sub> =3.0V V <sub>IN</sub> =4.0V V <sub>IN</sub> =5.0V V <sub>IN</sub> =6.0V	0.1	0.7		mA	③
	I <sub>OUT2</sub>	V <sub>SEN</sub> =6.0V V <sub>DS</sub> =0.5V(Pch) V <sub>IN</sub> =1.0V V <sub>IN</sub> =6.0V		-0.30 -1.00	-0.08 -0.70	mA	④
Leakage Current	CMOS Output	I <sub>LEAK</sub>	V <sub>IN</sub> =6.0V, V <sub>SEN</sub> =6.0V, V <sub>OUT</sub> =6.0V, Cd: Open	0.20		μA	③
	Nch Open Drain Output			0.20	0.40		
Temperature Characteristics	Δ V <sub>DF</sub> / (Δ T <sub>opr</sub> • V <sub>DF</sub> )	-40°C ≤ T <sub>a</sub> ≤ 85°C		±100		ppm/°C	①
Sense Resistance <sup>(*)4</sup>	R <sub>SEN</sub>	V <sub>SEN</sub> =5.0V V <sub>IN</sub> =0V		E-4		MΩ	⑤
Undefined Operation <sup>(*)5</sup>	V <sub>UNS</sub>	V <sub>IN</sub> =V <sub>SEN</sub> =0~1.0V		0.3	0.4	V	⑦
Detect Delay Time <sup>(*)6</sup>	t <sub>DF0</sub>	V <sub>IN</sub> =6.0V V <sub>SEN</sub> =6.0→0V		30	230	μs	⑨
Release Delay Time <sup>(*)7</sup>	t <sub>DR0</sub>	V <sub>IN</sub> =6.0V V <sub>SEN</sub> =0→6.0V		30	200	μs	⑨

## NOTE:

<sup>\*</sup>1: V<sub>DF(T)</sub>: Nominal detect voltage<sup>\*</sup>2: Current to the sense resistor is not included.<sup>\*</sup>3: I<sub>OUT2</sub> is applied only to the XC6118C series (CMOS output).<sup>\*</sup>4: It is calculated from the voltage value and the current value of the V<sub>SEN</sub>.<sup>\*</sup>5: Maximum V<sub>OUT</sub> voltage when V<sub>IN</sub> is changed from 0V to 1.0V under connecting the V<sub>IN</sub> pin to the V<sub>SEN</sub> pin.

This value is effective only to the XC6118C series (CMOS output).

<sup>\*</sup>6: Delay time from the time of V<sub>SEN</sub>=V<sub>DF</sub> to the time of V<sub>OUT</sub>= 0.6V when the V<sub>SEN</sub> falls.<sup>\*</sup>7: Delay time from the time of V<sub>IN</sub>= V<sub>DF</sub> + V<sub>HYS</sub> to the time of V<sub>OUT</sub> = 5.4V when the V<sub>SEN</sub> rises.

## ■ VOLTAGE CHART

SYMBOL PARAMETER NOMINAL VOLTAGE	E-1		E-2		E-3		E-4	
	DETECT VOLTAGE <sup>(*)</sup> (V)		HYSTERESIS RANGE (V)		HYSTERESIS RANGE (V)		SENSE RESISTANCE (MΩ)	
V <sub>DFT</sub> (V)	V <sub>DF</sub> MIN.	V <sub>DF</sub> MAX.	V <sub>HYS</sub> MIN.	V <sub>HYS</sub> MAX.	V <sub>HYS</sub> MIN.	V <sub>HYS</sub> MAX.	R <sub>SEN</sub> MIN.	R <sub>SEN</sub> TYP.
0.8	0.770	0.830	0.015	0.066				
0.9	0.870	0.930	0.017	0.074				
1.0	0.970	1.030	0.019	0.082				
1.1	1.070	1.130	0.021	0.090				
1.2	1.170	1.230	0.023	0.098				
1.3	1.270	1.330	0.025	0.106				
1.4	1.370	1.430	0.027	0.114				
1.5	1.470	1.530	0.029	0.122				
1.6	1.568	1.632	0.031	0.131				
1.7	1.666	1.734	0.033	0.085				
1.8	1.764	1.836	0.035	0.147				
1.9	1.862	1.938	0.037	0.155				
2.0	1.960	2.040	0.039	0.163				
2.1	2.058	2.142	0.041	0.171				
2.2	2.156	2.244	0.043	0.180				
2.3	2.254	2.346	0.045	0.188				
2.4	2.352	2.448	0.047	0.196				
2.5	2.450	2.550	0.049	0.204				
2.6	2.548	2.652	0.051	0.212				
2.7	2.646	2.754	0.053	0.220				
2.8	2.744	2.856	0.055	0.228				
2.9	2.842	2.958	0.057	0.237				
3.0	2.940	3.060	0.059	0.245				
3.1	3.038	3.162	0.061	0.253				
3.2	3.136	3.264	0.063	0.261				
3.3	3.234	3.366	0.065	0.269				
3.4	3.332	3.468	0.067	0.277				
3.5	3.430	3.570	0.069	0.286				
3.6	3.528	3.672	0.071	0.294				
3.7	3.626	3.774	0.073	0.302				
3.8	3.724	3.876	0.074	0.310				
3.9	3.822	3.978	0.076	0.318				
4.0	3.920	4.080	0.078	0.326				
4.1	4.018	4.182	0.080	0.335				
4.2	4.116	4.284	0.082	0.343				
4.3	4.214	4.386	0.084	0.351				
4.4	4.312	4.488	0.086	0.359				
4.5	4.410	4.590	0.088	0.367				
4.6	4.508	4.692	0.090	0.375				
4.7	4.606	4.794	0.092	0.384				
4.8	4.704	4.896	0.094	0.392				
4.9	4.802	4.998	0.096	0.400				
5.0	4.900	5.100	0.098	0.408				


## NOTE:

\*1: When V<sub>DFT</sub>≤1.4V, the detection accuracy is ±30mV.


When V<sub>DFT</sub>≥1.5V, the detection accuracy is ±2%.

## ■ TEST CIRCUITS


Circuit 1




Circuit 2




Circuit 3




Circuit 4




Circuit 5




Circuit 6




Circuit 7



Circuit 8



Circuit 9



\*No delay capacitance pin available in the XC6118xxxC/D series.

## ■ OPERATIONAL EXPLANATION

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2.




Figure 1: Typical application circuit example




Figure 2: The timing chart of Figure 1

- ① As an early state, the sense pin is applied sufficiently high voltage (6.0V MAX.) and the delay capacitance (Cd) is charged to the power supply input voltage, ( $V_{IN}$ : 1.0V MIN., 6.0V MAX.). While the sense pin voltage ( $V_{SEN}$ ) starts dropping to reach the detect voltage ( $V_{DF}$ ) ( $V_{SEN} > V_{DF}$ ), the output voltage ( $V_{OUT}$ ) keeps the "High" level (=  $V_{IN}$ ).  
\* If a pull-up resistor of the XC6118N series (N-ch open drain) is connected to added power supply different from the input voltage pin, the "High" level will be a voltage value where the pull-up resistor is connected.
- ② When the sense pin voltage keeps dropping and becomes equal to the detect voltage ( $V_{SEN} = V_{DF}$ ), an N-ch transistor (M1) for the delay capacitance (Cd) discharge is turned ON, and starts to discharge the delay capacitance (Cd). An inverter (Inv.1) operates as a comparator of the reference voltage  $V_{IN}$ , and the output voltage changes into the "Low" level (=  $V_{SS}$ ). The detect delay time [ $t_{DFO}$ ] is defined as time which ranges from  $V_{SEN}=V_{DF}$  to the  $V_{OUT}$  of "Low" level (especially, when the Cd pin is not connected:  $t_{DFO}$ ).
- ③ While the sense pin voltage keeps below the detect voltage, the delay capacitance (Cd) is discharged to the ground voltage (=  $V_{SS}$ ) level. Then, the output voltage maintains the "Low" level while the sense pin voltage increases again to reach the release voltage ( $V_{SEN} < V_{DF} + V_{HYS}$ ).

## ■OPERATIONAL EXPLANATION (Continued)

- ④ When the sense pin voltage continues to increase up to the release voltage level ( $V_{DF}+V_{HYS}$ ), the N-ch transistor (M1) for the delay capacitance (Cd) discharge will be turned OFF, and the delay capacitance (Cd) will start discharging via a delay resistor ( $R_{delay}$ ). The inverter (Inv.1) will operate as a comparator (Rise Logic Threshold:  $V_{TLH}=V_{TCO}$ , Fall Logic Threshold:  $V_{THL}=V_{SS}$ ) while the sense pin voltage keeps higher than the detect voltage ( $V_{SEN} > V_{DF}$ ).
- ⑤ While the delay capacitance pin voltage ( $V_{CD}$ ) rises to reach the delay capacitance pin threshold voltage ( $V_{TCO}$ ) with the sense pin voltage equal to the release voltage or higher, the sense pin will be charged by the time constant of the RC series circuit. Assuming the time to the release delay time ( $t_{DR}$ ), it can be given by the formula (1).

$$t_{DR} = -R_{delay} \times Cd \times \ln(1 - V_{TCO}/V_{IN}) \quad \cdots(1)$$

The release delay time can also be briefly calculated with the formula (2) because the delay resistance is  $2.0M\Omega$  (TYP.) and the delay capacitance pin voltage is  $V_{IN}/2$  (TYP.)

$$t_{DR} = R_{delay} \times Cd \times 0.69 \quad \cdots(2)$$

\* :  $R_{delay}$  is  $2.0M\Omega$  (TYP.)

As an example, presuming that the delay capacitance is  $0.68\mu F$ ,  $t_{DR}$  is :

$$2.0 \times 10^6 \times 0.68 \times 10^{-6} \times 0.69 = 938(ms)$$

- \* Note that the release delay time may remarkably be short when the delay capacitance (Cd) is not discharged to the ground (=VSS) level because time described in ③ is short.
- ⑥ When the delay capacitance pin voltage reaches to the delay capacitance pin threshold voltage ( $V_{CD}=V_{TCO}$ ), the inverter (Inv.1) will be inverted. As a result, the output voltage changes into the "High" (=V<sub>IN</sub>) level.  $t_{DRO}$  is defined as time which ranges from  $V_{SEN}=V_{DF}+V_{HYS}$  to the V<sub>OUT</sub> of "High" level without connecting to the Cd.
- ⑦ While the sense voltage is higher than the detect voltage ( $V_{SEN} > V_{DF}$ ), the delay capacitance pin is charged until the delay capacitance pin voltage becomes the input voltage level. Therefore, the output voltage maintains the "High" (=V<sub>IN</sub>) level.

### ●Function Chart

V <sub>SEN</sub>	Cd	TRANSITION OF V <sub>OUT</sub> CONDITION *1		
		①		②
L	L	L		
	H		⇒	L
	L	H		
	H		⇒	
H	L	L	⇒	L
	H		⇒	
	L	H		
	H		⇒	H

\*1: V<sub>OUT</sub> transits from condition ① to ② because of the combination of V<sub>SEN</sub> and Cd.

### ●Example

ex. 1) V<sub>OUT</sub> ranges from 'L' to 'H' in case of V<sub>SEN</sub> = 'H' ( $V_{DR} \geq V_{SEN}$ ), Cd='H' ( $V_{TCO} \geq Cd$ ) while V<sub>OUT</sub> is 'L'.

ex. 2) V<sub>OUT</sub> maintains 'H' when Cd ranges from 'H' to 'L', V<sub>SEN</sub>='H' and Cd='L' when V<sub>OUT</sub> becomes 'H' in ex.1.

### ●Release Delay Time Chart

DELAY CAPACITANCE [Cd] ( $\mu F$ )	RELEASE DELAY TIME [t <sub>DR</sub> ] (TYP.) (ms)	RELEASE DELAY TIME [t <sub>DR</sub> ] *2 (MIN. ~ MAX.) (ms)
0.010	13.8	11.0 ~ 16.6
0.022	30.4	24.3 ~ 36.4
0.047	64.9	51.9 ~ 77.8
0.100	138	110 ~ 166
0.220	304	243 ~ 364
0.470	649	519 ~ 778
1.000	1380	1100 ~ 1660

\* The release delay time values above are calculated by using the formula (2).

\*2: The release delay time (t<sub>DR</sub>) is influenced by the delay capacitance Cd.

## ■ NOTES ON USE

1. Use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
2. The power supply input pin voltage drops by the resistance between power supply and the VIN pin, and by through current at operation of the IC. At this time, the operation may be wrong if the power supply input pin voltage falls below the minimum operating voltage range. In CMOS output, for output current, drops in the power supply input pin voltage similarly occur. Moreover, in CMOS output, when the VIN pin and the sense pin are short-circuited and used, oscillation of the circuit may occur if the drops in voltage, which caused by through current at operation of the IC, exceed the hysteresis voltage. Note it especially when you use the IC with the VIN pin connected to a resistor.
3. When the setting voltage is less than 1.0V, be sure to separate the VIN pin and the sense pin, and to apply the voltage over 1.0V to the VIN pin.
4. Note that a rapid and high fluctuation of the power supply input pin voltage may cause a wrong operation.
5. Power supply noise may cause operational function errors, Care must be taken to put the capacitor between V<sub>IN</sub>-GND and test on the board carefully.
6. When there is a possibility of which the power supply input pin voltage falls rapidly (e.g.: 6.0V to 0V) at release operation with the delay capacitance pin (Cd) connected to a capacitor, use a Schottky barrier diode connected between the VIN pin and the Cd pin as the Figure 3 shown below.
7. In N channel open drain output, V<sub>OUT</sub> voltage at detect and release is determined by resistance of a pull up resistor connected at the V<sub>OUT</sub> pin. Please choose proper resistance values with refer to Figure 4;

During detection:  $V_{OUT} = V_{PULL} / (1 + R_{PULL} / R_{ON})$

$V_{PULL}$ : Pull up voltage

$R_{ON}$ (※1) : On resistance of N channel driver M3 can be calculated as  $V_{DS} / I_{OUT1}$  from electrical characteristics,  
For example, when (※2)  $R_{ON} = 0.5 / 0.8 \times 10^{-3} = 625 \Omega$  (MIN.) at  $V_{IN}=2.0V$ ,  $V_{PULL} = 3.0V$  and  $V_{OUT} \leq 0.1V$  at detect,  
 $R_{PULL} = (V_{PULL} / V_{OUT}-1) \times R_{ON} = (3 / 0.1-1) \times 625 \approx 18 k\Omega$

In this case,  $R_{PULL}$  should be selected higher or equal to  $18k\Omega$  in order to keep the output voltage less than 0.1V during detection.

(※1)  $R_{ON}$  is bigger when  $V_{IN}$  is smaller, be noted.

(※2) For calculation, Minimum  $V_{IN}$  should be chosen among the input voltage range.

During releasing :  $V_{OUT} = V_{PULL} / (1 + R_{PULL} / R_{OFF})$

$V_{PULL}$  : Pull up voltage

$R_{OFF}$  : On resistance of N channel driver M3 is  $15M\Omega$  (MIN.) when the driver is off (as to  $V_{OUT} / I_{LEAK}$ )

For example : when  $V_{PULL} = 6.0V$  and  $V_{OUT} \geq 5.99V$ ,

$$R_{PULL} = (V_{PULL} / V_{OUT}-1) \times R_{OFF} = (6/5.99-1) \times 15 \times 10^6 \approx 25 k\Omega$$

In this case,  $R_{PULL}$  should be selected smaller or equal to  $25 k\Omega$  in order to obtain output voltage higher than 5.99V during releasing.






Figure 3: Circuit example with the delay capacitance pin (Cd) connected to a Schottky barrier diode


Figure 4: Circuit example of XC6118N Series

## ■ TYPICAL PERFORMANCE CHARACTERISTICS



(1) Supply Current vs. Sense Voltage




(2) Supply Current vs. Input Voltage



(3) Detect Voltage vs. Ambient Temperature




(4) Detect Voltage vs. Input Voltage




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(5) Hysteresis Voltage vs. Ambient Temperature




(6) CD Pin Sink Current vs. Input Voltage





(7) Output Voltage vs. Sense Voltage



(8) Output Voltage vs. Input Voltage




(9) Output Current vs. Input Voltage




## ■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(10) Delay Resistance vs. Ambient Temperature




(11) Release Delay Time vs. Delay Capacitance




(12) Detect Delay Time vs. Delay Capacitance



(13) Leakage Current vs. Ambient Temperature




(14) Leakage Current vs. Supply Voltage




## ■ PACKAGING INFORMATION


### ● USP-4




### ● SOT-25



### ● USP-4 Reference Pattern Layout



### ● USP-4 Reference Metal Mask Design



## ■ MARKING RULE

### ● SOT-25


① represents output configuration and integer number of detect voltage

CMOS Output (XC6118C Series)

MARK	VOLTAGE (V)
L	0.X
M	1.X
N	2.X
P	3.X
R	4.X
S	5.X

N-ch Open Drain Output (XC6118N Series)

MARK	VOLTAGE (V)
T	0.X
U	1.X
V	2.X
X	3.X
Y	4.X
Z	5.X



SOT-25  
(TOP VIEW)

② represents decimal number of detect voltage  
(ex.)

MARK	VOLTAGE (V)	PRODUCT SERIES
3	X.3	XC6118**3***
0	X.0	XC6118**0***

③ represents options

MARK	OPTIONS	PRODUCT SERIES
A	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6118**A**
B	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6118**B**
C	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6118**C**
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6118**D**

④⑤ represents production lot number

0 to 9 A to Z, or inverted characters of 0 to 9, A to Z repeated.

(G, I, J, O, Q, and W excluded)

\*No character inversion used.

## ■ MARKING RULE (Continued)

### ● USP-4


① represents output configuration and integer number of detect voltage

CMOS Output (XC6118C Series)

MARK	VOLTAGE (V)
L	0.X
M	1.X
N	2.X
P	3.X
R	4.X
S	5.X

N-ch Open Drain Output (XC6118N Series)

MARK	VOLTAGE (V)
T	0.X
U	1.X
V	2.X
X	3.X
Y	4.X
Z	5.X



USP-4  
(TOP VIEW)

② represents decimal number of detect voltage

(ex.)

MARK	VOLTAGE (V)	PRODUCT SERIES
3	X.3	XC6118**3***
0	X.0	XC6118**0***

③ represents options

MARK	OPTIONS	PRODUCT SERIES
A	Built-in delay capacitance pin with hysteresis 5% (TYP.) (Standard)	XC6118***A**
B	Built-in delay capacitance pin with hysteresis less than 1% (Standard)	XC6118***B**
C	No built-in delay capacitance pin with hysteresis 5% (TYP.) (Semi-custom)	XC6118***C**
D	No built-in delay capacitance pin with hysteresis less than 1% (Semi-custom)	XC6118***D**

④⑤ represents production lot number

0 to 9, A to Z or inverted characters of 0 to 9, A to Z repeated.

(G, I, J, O, Q, and W excluded)

\*No character inversion used.

1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.  
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this datasheet within the specified ranges. Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

**TOREX SEMICONDUCTOR LTD.**