

Triple Voltage Monitor with Integrated CPU Supervisor

FEATURES

- **Monitoring voltages: 5V to 9V**
- **Independent core voltage monitor**
- **Triple voltage detection and reset assertion**
 - Standard reset threshold settings. See selection table on page 2.
 - Adjust low voltage reset threshold voltages using special programming sequence
 - Reset signal valid to $V_{CC} = 1V$
 - Monitor three separate voltages
- **Fault detection register**
- **Selectable power-on reset timeout (0.05s, 0.2s, 0.4s, 0.8s)**
- **Selectable watchdog timer interval (25ms, 200ms, 1.4s or off)**
- **Debounced manual reset input**
- **Low power CMOS**
 - 25 μ A typical standby current, watchdog on
 - 6 μ A typical standby current, watchdog off
- **Memory security**
- **4Kbits of EEPROM**
 - 16 byte page write mode
 - 5ms write cycle time (typical)
- **Built-in inadvertent write protection**
 - Power-up/power-down protection circuitry
 - Block lock protect 0, or 1/2, of EEPROM
- **400kHz 2-wire interface**
- **2.7V to 5.5V power supply operation**
- **Available packages**
 - 14 Ld SOIC, TSSOP
- **Pb-free plus anneal available (RoHS compliant)**

APPLICATIONS

- **Communication equipment**
 - Routers, hubs, switches
 - Disk arrays, network storage
- **Industrial systems**
 - Process control
 - Intelligent instrumentation
- **Computer systems**
 - Computers
 - Network servers

DESCRIPTION

The X40430, X40431, X40434, X40435 combines power-on reset control, watchdog timer, supply voltage supervision, second and third voltage supervision, manual reset, and Block Lock™ protect serial EEPROM in one package. This combination lowers system cost, reduces board space requirements, and increases reliability.

Applying voltage to V_{CC} activates the power-on reset circuit which holds RESET/RESE \bar{T} active for a period of time. This allows the power supply and system oscillator to stabilize before the processor can execute code.

Low V_{CC} detection circuitry protects the user's system from low voltage conditions, resetting the system when V_{CC} falls below the minimum V_{TRIP1} point. RESET/RESE \bar{T} is active until V_{CC} returns to proper operating level and stabilizes. A second and third voltage monitor circuit tracks the unregulated supply to provide a power fail warning or monitors different power supply voltage. Three common low voltage combinations are available. However, Intersil's unique circuits allows the threshold for either voltage monitor to be reprogrammed to meet specific system level requirements or to fine-tune the threshold for applications requiring higher precision.


A manual reset input provides debounce circuitry for minimum reset component count.

The Watchdog Timer provides an independent protection mechanism for microcontrollers. When the microcontroller fails to restart a timer within a selectable time out interval, the device activates the WDO signal. The user selects the interval from three preset values. Once selected, the interval does not change, even after cycling the power.

The memory portion of the device is a CMOS Serial EEPROM array with Intersil's Block Lock protection. The array is internally organized as x 8. The device features a 2-wire interface and software protocol allowing operation on an I²C bus.

The device utilizes Intersil's proprietary Direct Write™ cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

BLOCK DIAGRAM



Device	Expected System Voltages	Vtrip1(V)	Vtrip2(V)	Vtrip3(V)	POR (system)
X40430, X40431		2.0–4.75*	1.70–4.75	1.70–4.75	
-A	5V; 3V or 3.3V; 1.8V	4.55–4.65*	2.85–2.95	1.65–1.75	RESET = X40430
-B	5V; 3V; 1.8V	4.35–4.45*	2.55–2.65	1.65–1.75	RESET = X40431
-C	3.3V; 2.5V; 1.8V	2.95–3.05*	2.15–2.25	1.65–1.75	
X40434, X40435		2.0–4.75*	0.90–3.50*	1.70–4.75	
-A	5V; 3.3V; 1.5V	4.55–4.65*	1.25–1.35*	3.05–3.15	RESET = X40434
-B	5V; 3V or 3.3V; 1.5V	4.55–4.65*	1.25–1.35*	2.85–2.95	RESET = X40435
-C	5V; 3 or 3.3V; 1.2V	4.55–4.65*	0.95–1.05*	2.85–2.95	

*Voltage monitor requires V_{CC} to operate. Others are independent of V_{CC}.

X40430, X40431, X40434, X40435

Ordering Information

PART NUMBER*	PART MARKING	MONITORED V _{CC} RANGE	V _{TRIP1} RANGE	V _{TRIP2} RANGE	V _{TRIP3} RANGE	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #				
PART NUMBER WITH RESET												
X40430S14-C	X40430S C	1.7 to 3.6	2.9V ±50mV	2.2V ±50mV	1.7V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15				
X40430S14I-C	X40430S IC					-40 to +85	14 Ld SOIC (150 mil)	M14.15				
X40430V14-C	X4043 0VC					0 to 70	14 Ld TSSOP (4.4mm)	M14.173				
X40430V14I-C	X4043 0VIC					-40 to +85	14 Ld TSSOP (4.4mm)	M14.173				
X40430S14-B	X40430S B	1.7 to 5.5	4.4V ±50mV	2.6V ±50mV		0 to 70	14 Ld SOIC (150 mil)	M14.15				
X40430S14Z-B (Note)	X40430S ZB					0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40430S14I-B	X40430S IB					-40 to +85	14 Ld SOIC (150 mil)	M14.15				
X40430S14IZ-B (Note)	X40430S ZIB					-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40430V14-B	X4043 0VB					0 to 70	14 Ld TSSOP (4.4mm)	M14.173				
X40430V14Z-B (Note)	X40430V ZB					0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40430V14I-B	X4043 0VIB					-40 to +85	14 Ld TSSOP (4.4mm)	M14.173				
X40430V14IZ-B (Note)	X40430V ZIB					-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40434S14-C	X40434S C					1.0 to 5.5	4.6V ±50mV	1.0V ±50mV	2.9V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15
X40434S14I-C	X40434S IC									-40 to +85	14 Ld SOIC (150 mil)	M14.15
X40434V14-C	X40434V C	0 to 70	14 Ld TSSOP (4.4mm)	M14.173								
X40434V14I-C	X40434V IC	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173								
X40434S14-B	X40434S B	1.3 to 5.5		1.3V ±50mV		0 to 70	14 Ld SOIC (150 mil)	M14.15				
X40434S14Z-B (Note)	X40434S ZB	1.3 to 5.5				0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40434S14I-B	X40434S IB	1.3 to 5.5				-40 to +85	14 Ld SOIC (150 mil)	M14.15				
X40434S14IZ-B (Note)	X40434S ZIB	1.3 to 5.5				-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40434V14-B	X40434V B	1.3 to 5.5				0 to 70	14 Ld TSSOP (4.4mm)	M14.173				
X40434V14Z-B (Note)	X40434V ZB	1.3 to 5.5				0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40434V14I-B	X40434V IB	1.3 to 5.5				-40 to +85	14 Ld TSSOP (4.4mm)	M14.173				
X40434V14IZ-B (Note)	X4043 4V ZIB	1.3 to 5.5				-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40434S14-A	X40434S A	1.3 to 5.5				3.1V ±50mV		0 to 70	14 Ld SOIC (150 mil)	M14.15		
X40434S14Z-A (Note)	X40434S ZA	1.3 to 5.5						0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15		
X40434S14I-A	X40434S IA	1.3 to 5.5		-40 to +85	14 Ld SOIC (150 mil)			M14.15				
X40434S14IZ-A (Note)	X40434S ZIA	1.3 to 5.5		-40 to +85	14 Ld SOIC (150 mil) (Pb-free)			M14.15				

X40430, X40431, X40434, X40435

Ordering Information (Continued)

PART NUMBER*	PART MARKING	MONITORED V _{CC} RANGE	V _{TRIP1} RANGE	V _{TRIP2} RANGE	V _{TRIP3} RANGE	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #		
X40434V14-A	X40434V A	1.3 to 5.5	4.6V ±50mV	1.3V ±50mV	3.1V ±50mV	0 to 70	14 Ld TSSOP (4.4mm)	M14.173		
X40434V14Z-A (Note)	X40434V ZA					0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173		
X40434V14I-A	X40434V IA					-40 to +85	14 Ld TSSOP (4.4mm)	M14.173		
X40434V14IZ-A (Note)	X40434VZIA					-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173		
X40430S14-A	X40430S A	1.7 to 5.5		2.9V ±50mV	1.7V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15		
X40430S14Z-A (Note)	X40430S ZA					0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15		
X40430S14I-A	X40430S IA			-40 to +85	14 Ld SOIC (150 mil)	M14.15				
X40430S14IZ-A (Note)	X40430S ZIA			-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40430V14-A	X4043 0VA			0 to 70	14 Ld TSSOP (4.4mm)	M14.173				
X40430V14Z-A (Note)	X40430V ZA			0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40430V14I-A	X4043 0VIA			-40 to +85	14 Ld TSSOP (4.4mm)	M14.173				
X40430V14IZ-AT1 (Note)	X4043 0VZIA			-40 to +85	14 Ld TSSOP Tape and Reel (4.4mm) (Pb-free)	M14.173				
PART NUMBER WITH RESET										
X40431S14-C	X40431S C			1.7 to 3.6	2.9V ±50mV	2.2V ±50mV	1.7V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15
X40431S14I-C	X40431S IC	-40 to +85	14 Ld SOIC (150 mil)					M14.15		
X40431V14-C	X40431V C	0 to 70	14 Ld TSSOP (4.4mm)					M14.173		
X40431V14I-C	X40431 IC	-40 to +85	14 Ld TSSOP (4.4mm)					M14.173		
X40431S14-B	X40431S B	1.7 to 5.5	4.4V ±50mV	2.6V ±50mV		0 to 70	14 Ld SOIC (150 mil)	M14.15		
X40431S14Z-B (Note)	X40431S ZB					0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15		
X40431S14I-B	X40431S IB					-40 to +85	14 Ld SOIC (150 mil)	M14.15		
X40431S14IZ-B (Note)	X40431S ZIB					-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15		
X40431V14-B	X40431V B					0 to 70	14 Ld TSSOP (4.4mm)	M14.173		
X40431V14Z-B (Note)	X40431V ZB					0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173		
X40431V14I-B	X40431V IB					-40 to +85	14 Ld TSSOP (4.4mm)	M14.173		
X40431V14IZ-B (Note)	X40431V ZIB					-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173		
X40435S14-C	X40435 C					1.0 to 5.5	4.6V ±50mV	1.0V ±50mV	2.9V ±50mV	0 to 70
X40435S14I-C	X40435 IC	-40 to +85	14 Ld SOIC (150 mil)	M14.15						
X40435V14-C	X40435 C	0 to 70	14 Ld TSSOP (4.4mm)	M14.173						
X40435V14I-C	X40435 IC	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173						

X40430, X40431, X40434, X40435

Ordering Information (Continued)


PART NUMBER*	PART MARKING	MONITORED V _{CC} RANGE	V _{TRIP1} RANGE	V _{TRIP2} RANGE	V _{TRIP3} RANGE	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #			
X40435S14-B	X40435 B	1.3 to 5.5	4.6V ±50mV	1.3V ±50mV	2.9V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15			
X40435S14Z-B (Note)	X40435S ZB					0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15			
X40435S14I-B	X40435 IB					-40 to +85	14 Ld SOIC (150 mil)	M14.15			
X40435S14IZ-B (Note)	X40435S ZIB					-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15			
X40435V14-B	X40435 B					0 to 70	14 Ld TSSOP (4.4mm)	M14.173			
X40435V14Z-B (Note)	X40435V ZB					0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173			
X40435V14I-B	X40435 IB					-40 to +85	14 Ld TSSOP (4.4mm)	M14.173			
X40435V14IZ-B (Note)	X40435V ZIB					-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173			
X40435S14-A	X40435 A					3.1V ±50mV	2.9V ±50mV	1.7V ±50mV	0 to 70	14 Ld SOIC (150 mil)	M14.15
X40435S14Z-A (Note)	X40435S ZA								0 to 70	14 Ld SOIC (150 mil) (Pb-free)	M14.15
X40435S14I-A	X40435 IA								-40 to +85	14 Ld SOIC (150 mil)	M14.15
X40435S14IZ-A (Note)	X40435S ZIA								-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15
X40435V14-A	X40435 A								0 to 70	14 Ld TSSOP (4.4mm)	M14.173
X40435V14Z-A (Note)	X40435V ZA								0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X40435V14I-A	X40435 IA	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173							
X40435V14IZ-A (Note)	X40435V ZIA	-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173							
X40431S14-A	X40431S A	1.7 to 5.5	2.9V ±50mV	1.7V ±50mV	0 to 70				14 Ld SOIC (150 mil)	M14.15	
X40431S14Z-A (Note)	X40431S ZA				0 to 70				14 Ld SOIC (150 mil) (Pb-free)	M14.15	
X40431S14I-A	X40431S IA				-40 to +85	14 Ld SOIC (150 mil)	M14.15				
X40431S14IZ-A (Note)	X40431S ZIA				-40 to +85	14 Ld SOIC (150 mil) (Pb-free)	M14.15				
X40431V14-A	X40431V A				0 to 70	14 Ld TSSOP (4.4mm)	M14.173				
X40431V14Z-A (Note)	X40431V ZA				0 to 70	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				
X40431V14I-A	X40431V IA				-40 to +85	14 Ld TSSOP (4.4mm)	M14.173				
X40431V14IZ-A (Note)	X40431V ZIA				-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173				

*Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

X40430, X40431, X40434, X40435

PIN CONFIGURATION



PIN DESCRIPTION

Pin	Name	Function
1	V2FAIL	V2 Voltage Fail Output. This open drain output goes LOW when V2MON is less than V _{TRIP2} and goes HIGH when V2MON exceeds V _{TRIP2} . There is no power-up reset delay circuitry on this pin.
2	V2MON	V2 Voltage Monitor Input. When the V2MON input is less than the V _{TRIP2} voltage, V2FAIL goes LOW. This input can monitor an unregulated power supply with an external resistor divider or can monitor a second power supply with no external components. Connect V2MON to V _{SS} or V _{CC} when not used. The V2MON comparator is supplied by V2MON (X40430, X40431) or by the V _{CC} input (X40434, X40435).
3	LOWLINE	Early Low V_{CC} Detect. This CMOS output signal goes LOW when V _{CC} < V _{TRIP1} and goes high when V _{CC} > V _{TRIP1} .
4	NC	No connect.
5	MR	Manual Reset Input. Pulling the MR pin LOW initiates a system reset. The RESET/RESET pin will remain HIGH/LOW until the pin is released and for the t _{PURST} thereafter.
6	RESET/ RESET	RESET Output. (X40431, X40435) This open drain pin is an active LOW output which goes LOW whenever V _{CC} falls below V _{TRIP1} voltage or if manual reset is asserted. This output stays active for the programmed time period (t _{PURST}) on power-up. It will also stay active until manual reset is released and for t _{PURST} thereafter. RESET Output. (X40430, X40434) This pin is an active HIGH CMOS output which goes HIGH whenever V _{CC} falls below V _{TRIP1} voltage or if manual reset is asserted. This output stays active for the programmed time period (t _{PURST}) on power-up. It will also stay active until manual reset is released and for t _{PURST} thereafter.
7	V _{SS}	Ground
8	SDA	Serial Data. SDA is a bidirectional pin used to transfer data into and out of the device. It has an open drain output and may be wire ORed with other open drain or open collector outputs. This pin requires a pull up resistor and the input buffer is always active (not gated). Watchdog Input. A HIGH to LOW transition on the SDA (while SCL is toggled from HIGH to LOW and followed by a stop condition) restarts the Watchdog timer. The absence of this transition within the watchdog time out period results in WDO going active.
9	SCL	Serial Clock. The Serial Clock controls the serial bus timing for data input and output.
10	WP	Write Protect. WP HIGH prevents writes to any location in the device (including all the registers). It has an internal pull down resistor (>10MΩ typical).
11	V3MON	V3 Voltage Monitor Input. When the V3MON input is less than the V _{TRIP3} voltage, V3FAIL goes LOW. This input can monitor an unregulated power supply with an external resistor divider or can monitor a third power supply with no external components. Connect V3MON to V _{SS} or V _{CC} when not used. The V3MON comparator is supplied by the V3MON input.
12	V3FAIL	V3 Voltage Fail Output. This open drain output goes LOW when V3MON is less than V _{TRIP3} and goes HIGH when V3MON exceeds V _{TRIP3} . There is no power-up reset delay circuitry on this pin.
13	WDO	WDO Output. WDO is an active LOW, open drain output which goes active whenever the watchdog timer goes active.
14	V _{CC}	Supply Voltage

PRINCIPLES OF OPERATION


Power-on Reset

Applying power to the X40430, X40431, X40434, X40435 activates a Power-on Reset Circuit that pulls the RESET/RESE \bar{T} pins active. This signal provides several benefits.

- It prevents the system microprocessor from starting to operate with insufficient voltage.
- It prevents the processor from operating prior to stabilization of the oscillator.
- It allows time for an FPGA to download its configuration prior to initialization of the circuit.
- It prevents communication to the EEPROM, greatly reducing the likelihood of data corruption on power-up.

When V_{CC} exceeds the device V_{TRIP1} threshold value for t_{PURST} (selectable) the circuit releases the RESE \bar{T} (X40431, X40435) and RESET (X40430, X40434) pin allowing the system to begin operation.

Figure 1. Connecting a Manual Reset Push-Button



Manual Reset

By connecting a push-button directly from \overline{MR} to ground, the designer adds manual system reset capability. The \overline{MR} pin is LOW while the push-button is closed and RESET/RESE \bar{T} pin remains HIGH/LOW until the push-button is released and for t_{PURST} thereafter.

Low Voltage V_{CC} (V1 Monitoring)

During operation, the X40430, X40431, X40434, X40435 monitors the V_{CC} level and asserts RESE \bar{T} if supply voltage falls below a preset minimum V_{TRIP1} . The RESE \bar{T} signal prevents the microprocessor from operating in a power fail or brownout condition. The RESE \bar{T} signal remains active until the voltage drops below 1V. It also remains active until V_{CC} returns and exceeds V_{TRIP1} for t_{PURST} .

Low Voltage V2 Monitoring

The X40430 also monitors a second voltage level and asserts $\overline{V2FAIL}$ if the voltage falls below a preset minimum V_{TRIP2} . The $\overline{V2FAIL}$ signal is either ORed with RESET to prevent the microprocessor from operating

in a power fail or brownout condition or used to interrupt the microprocessor with notification of an impending power failure.

For the X40430 and X40431 the $\overline{V2FAIL}$ signal remains active until the V2MON drops below 1V (V2MON falling). It also remains active until V2MON returns and exceeds V_{TRIP2} . This voltage sense circuitry monitors the power supply connected to V2MON pin. If $V_{CC} = 0$, V2MON can still be monitored.

For the X40434 and X40435, the $\overline{V2FAIL}$ signal remains active until V_{CC} drops below 1V and remains active until V2MON returns and exceeds V_{TRIP2} . This sense circuitry is powered by V_{CC} . If $V_{CC} = 0$, V2MON cannot be monitored.

Low Voltage V3 Monitoring


The X40430, X40431, X40434, X40435 also monitors a third voltage level and asserts $\overline{V3FAIL}$ if the voltage falls below a preset minimum V_{TRIP3} . The $\overline{V3FAIL}$ signal is either ORed with RESE \bar{T} to prevent the microprocessor from operating in a power fail or brownout condition or used to interrupt the microprocessor with notification of an impending power failure. The $\overline{V3FAIL}$ signal remains active until the V3MON drops below 1V (V3MON falling). It also remains active until V3MON returns and exceeds V_{TRIP3} .

This voltage sense circuitry monitors the power supply connected to V3MON pin. If $V_{CC} = 0$, V3MON can still be monitored.

Early Low V_{CC} Detection ($\overline{LOWLINE}$)


This CMOS output goes LOW earlier than RESE \bar{T} whenever V_{CC} falls below the V_{TRIP1} voltage and returns high when V_{CC} exceeds the V_{TRIP1} voltage. There is no power-up delay circuitry (t_{PURST}) on this pin.

Figure 2. Two Uses of Multiple Voltage Monitoring



Notice: No external components required to monitor three voltages.


Figure 3. V_{TRIPX} Set/Reset Conditions



WATCHDOG TIMER

The Watchdog Timer circuit monitors the microprocessor activity by monitoring the SDA and SCL pins. A standard read or write sequence to any slave address byte restarts the watchdog timer and prevents the WDO signal going active. A minimum sequence to reset the watchdog timer requires four microprocessor instructions namely, a Start, Clock Low, Clock High and Stop. The state of two nonvolatile control bits in the Status Register determine the watchdog timer period. The microprocessor can change these watchdog bits by writing to the X40430, X40431, X40434, X40435 control register (also refer to page 20).

Figure 4. Watchdog Restart



V1, V2 AND V3 THRESHOLD PROGRAM PROCEDURE (OPTIONAL)

The X40430 is shipped with standard V₁, V₂ and V₃ threshold (V_{TRIP1}, V_{TRIP2}, V_{TRIP3}) voltages. These values will not change over normal operating and storage conditions. However, in applications where the standard thresholds are not exactly right, or if higher precision is needed in the threshold value, the X40430, X40431, X40434, X40435 trip points may be adjusted. The procedure is described in the following situation, and uses the application of a high voltage control signal.

Setting a V_{TRIPx} Voltage (x = 1, 2, 3)

There are two procedures used to set the threshold voltages (V_{TRIPx}), depending if the threshold voltage to be stored is higher or lower than the present value. For example, if the present V_{TRIPx} is 2.9 V and the new V_{TRIPx} is 3.2 V, the new voltage can be stored directly into the V_{TRIPx} cell. If however, the new setting is to be lower than the present setting, then it is necessary to “reset” the V_{TRIPx} voltage before setting the new value.

Setting a Higher V_{TRIPx} Voltage (x = 1, 2, 3)

To set a V_{TRIPx} threshold to a new voltage which is higher than the present threshold, the user must apply the desired V_{TRIPx} threshold voltage to the corresponding input pin $V_{CC}(V1MON)$, $V2MON$ or $V3MON$. Then, a programming voltage (V_p) must be applied to the \overline{WDO} pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h, followed by the Byte Address 01h for V_{TRIP1} , 09h for V_{TRIP2} , and 0Dh for V_{TRIP3} , and a 00h Data Byte in order to program V_{TRIPx} . The STOP bit following a valid write operation initiates the programming sequence. Pin \overline{WDO} must then be brought LOW to complete the operation. To check if the V_{TRIPx} has been set, set $VXMON$ to a value slightly greater than V_{TRIPx} (that was previously set). Slowly ramp down $VXMON$ and observe when the corresponding outputs ($\overline{LOWLINE}$, $\overline{V2FAIL}$ and $\overline{V3FAIL}$) switch. The voltage at which this occurs is the V_{TRIPx} (actual).

CASE A

Now if the desired V_{TRIPx} is greater than the V_{TRIPx} (actual), then add the difference between V_{TRIPx} (desired) – V_{TRIPx} (actual) to the original V_{TRIPx} desired. This is your new V_{TRIPx} that should be applied to $VXMON$ and the whole sequence should be repeated again (see Figure 5).

CASE B

Now if the V_{TRIPx} (actual), is higher than the V_{TRIPx} (desired), perform the reset sequence as described in the next section. The new V_{TRIPx} voltage to be applied to $VXMON$ will now be: V_{TRIPx} (desired) – (V_{TRIPx} (actual) – V_{TRIPx} (desired)).

Note: This operation does not corrupt the memory array.

Setting a Lower V_{TRIPx} Voltage (x = 1, 2, 3)

In order to set V_{TRIPx} to a lower voltage than the present value, then V_{TRIPx} must first be “reset” according to the procedure described below. Once V_{TRIPx}

has been “reset”, then V_{TRIPx} can be set to the desired voltage using the procedure described in “Setting a Higher V_{TRIPx} Voltage”.

Resetting the V_{TRIPx} Voltage

To reset a V_{TRIPx} voltage, apply the programming voltage (V_p) to the \overline{WDO} pin before a START condition is set up on SDA. Next, issue on the SDA pin the Slave Address A0h followed by the Byte Address 03h for V_{TRIP1} , 0Bh for V_{TRIP2} , and 0Fh for V_{TRIP3} , followed by 00h for the Data Byte in order to reset V_{TRIPx} . The STOP bit following a valid write operation initiates the programming sequence. Pin \overline{WDO} must then be brought LOW to complete the operation.

After being reset, the value of V_{TRIPx} becomes a nominal value of 1.7V or lesser.

- Notes: 1. This operation does not corrupt the memory array.
 2. Set $V_{CC} \cong 1.5(V2MON \text{ or } V3MON)$, when setting V_{TRIP2} or V_{TRIP3} respectively.

CONTROL REGISTER

The Control Register provides the user a mechanism for changing the Block Lock and Watchdog Timer settings. The Block Lock and Watchdog Timer bits are nonvolatile and do not change when power is removed.

The Control Register is accessed with a special preamble in the slave byte (1011) and is located at address 1FFh. It can only be modified by performing a byte write operation directly to the address of the register and only one data byte is allowed for each register write operation. Prior to writing to the Control Register, the WEL and RWEL bits must be set using a two step process, with the whole sequence requiring 3 steps. See "Writing to the Control Registers" on page 11.

The user must issue a stop, after sending this byte to the register, to initiate the nonvolatile cycle that stores $WD1$, $WD0$, $PUP1$, $PUP0$, and BP . The X40430, X40431, X40434, X40435 will not acknowledge any data bytes written after the first byte is entered.

The state of the Control Register can be read at any time by performing a random read at address 1FFh, using the special preamble. Only one byte is read by each register read operation. The master should supply a stop condition to be consistent with the bus protocol.

7	6	5	4	3	2	1	0
PUP1	WD1	WD0	BP	0	RWEL	WEL	PUP0

RWEL: Register Write Enable Latch (Volatile)

The RWEL bit must be set to “1” prior to a write to the Control Register.

Figure 5. Sample V_{TRIP} Reset Circuit





Figure 6. V_{TRIPX} Set/Reset Sequence (X = 1, 2, 3)



WEL: Write Enable Latch (Volatile)

The WEL bit controls the access to the memory and to the Register during a write operation. This bit is a volatile latch that powers up in the LOW (disabled) state. While the WEL bit is LOW, writes to any address,

including any control registers will be ignored (no acknowledge will be issued after the Data Byte). The WEL bit is set by writing a "1" to the WEL bit and zeroes to the other bits of the control register.

Once set, WEL remains set until either it is reset to 0 (by writing a “0” to the WEL bit and zeroes to the other bits of the control register) or until the part powers up again. Writes to the WEL bit do not cause a high voltage write cycle, so the device is ready for the next operation immediately after the stop condition.

BP: Block Protect Bits (Nonvolatile)

The Block Protect Bit BP, determines which blocks of the array are write protected. A write to a protected block of memory is ignored. The block protect bit will prevent write operations to half or none of the array.

BP	Protected Addresses (Size)	Memory Array Lock
0	None	None
1	100h – 1FFh (256 bytes)	Upper Half of Memory Array

PUP1, PUP0: Power-up Bits (Nonvolatile)

The Power-up bits, PUP1 and PUP0, determine the t_{PURST} time delay. The nominal power-up times are shown in the following table.

PUP1	PUP0	Power-on Reset Delay (t _{PURST})
0	0	50ms
0	1	200ms (factory setting)
1	0	400ms
1	1	800ms

WD1, WD0: Watchdog Timer Bits (Nonvolatile)

The bits WD1 and WD0 control the period of the Watchdog Timer. The options are shown below.

WD1	WD0	Watchdog Time Out Period
0	0	1.4 seconds
0	1	200 milliseconds
1	0	25 milliseconds
1	1	disabled (factory setting)

Writing to the Control Registers

Changing any of the nonvolatile bits of the control and trickle registers requires the following steps:

- Write a 02H to the Control Register to set the Write Enable Latch (WEL). This is a volatile operation, so there is no delay after the write. (Operation preceded by a start and ended with a stop).
- Write a 06H to the Control Register to set the Register Write Enable Latch (RWEL) and the WEL bit. This is also a volatile cycle. The zeros in the data byte are required. (Operation preceded by a start and ended with a stop).

– Write one byte value to the Control Register that has all the control bits set to the desired state. The Control register can be represented as *qxys 001r* in binary, where *xy* are the WD bits, *s* is the BP bit and *qr* are the power-up bits. This operation proceeded by a start and ended with a stop bit. Since this is a nonvolatile write cycle it will take up to 10ms (max.) to complete. The RWEL bit is reset by this cycle and the sequence must be repeated to change the nonvolatile bits again. If bit 2 is set to ‘1’ in this third step (*qxys 011r*) then the RWEL bit is set, but the WD1, WD0, PUP1, PUP0, and BP bits remain unchanged. Writing a second byte to the control register is not allowed. Doing so aborts the write operation and returns a NACK.

- A read operation occurring between any of the previous operations will not interrupt the register write operation.
- The RWEL bit cannot be reset without writing to the nonvolatile control bits in the control register, power cycling the device or attempting a write to a write protected block.

To illustrate, a sequence of writes to the device consisting of [02H, 06H, 02H] will reset all of the nonvolatile bits in the Control Register to 0. A sequence of [02H, 06H, 06H] will leave the nonvolatile bits unchanged and the RWEL bit remains set.

- Notes: 1. t_{PURST} is set to 200ms as factory default.
2. Watch Dog Timer bits are shipped disabled.

FAULT DETECTION REGISTER


The Fault Detection Register (FDR) provides the user the status of what causes the system reset active. The Manual Reset Fail, Watchdog Timer Fail and Three Low Voltage Fail bits are volatile

7	6	5	4	3	2	1	0
LV1F	LV2F	LV3F	WDF	MRF	0	0	0

The FDR is accessed with a special preamble in the slave byte (1011) and is located at address 0FFh. It can only be modified by performing a byte write operation directly to the address of the register and only one data byte is allowed for each register write operation.

There is no need to set the WEL or RWEL in the control register to access this FDR.

Figure 7. Valid Data Changes on the SDA Bus



At power-up, the FDR is defaulted to all “0”. The system needs to initialize this register to all “1” before the actual monitoring can take place. In the event that any one of the monitored sources fail, the corresponding bit in the register will change from a “1” to a “0” to indicate the failure. At this moment, the system should perform a read to the register and note the cause of the reset. After reading the register the system should reset the register back to all “1” again. The state of the FDR can be read at any time by performing a random read at address 0FFh, using the special preamble.

The FDR can be read by performing a random read at 0FFh address of the register at any time. Only one byte of data is read by the register read operation.

MRF, Manual Reset Fail Bit (Volatile)

The MRF bit will be set to “0” when Manual Reset input goes active.

WDF, Watchdog Timer Fail Bit (Volatile)

The WDF bit will be set to “0” when the \overline{WDO} goes active.

LV1F, Low V_{CC} Reset Fail Bit (Volatile)

The LV1F bit will be set to “0” when V_{CC} (V1MON) falls below V_{TRIP1}.

LV2F, Low V2MON Reset Fail Bit (Volatile)

The LV2F bit will be set to “0” when V2MON falls below V_{TRIP2}.

LV3F, Low V3MON Reset Fail Bit (Volatile)

The LV3F bit will be set to “0” when the V3MON falls below V_{TRIP3}.

SERIAL INTERFACE

Interface Conventions

The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is called the master and the device being controlled is called the slave. The master always initiates data transfers, and provides the clock for both transmit and receive operations. Therefore, the devices in this family operate as slaves in all applications.

Serial Clock and Data

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. See Figure 7.


Serial Start Condition

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. See Figure 8.

Serial Stop Condition

All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the Standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus. See Figure 8.

Figure 8. Valid Start and Stop Conditions



Serial Acknowledge

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. See Figure 9.

The device will respond with an acknowledge after recognition of a start condition and if the correct Device Identifier and Select bits are contained in the Slave Address Byte. If a write operation is selected, the device will respond with an acknowledge after the receipt of each subsequent eight bit word. The device will acknowledge all incoming data and address bytes, except for the Slave Address Byte when the Device Identifier and/or Select bits are incorrect.

In the read mode, the device will transmit eight bits of data, release the SDA line, then monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the device will continue to transmit data. The device will terminate further data transmissions if an acknowledge is not

detected. The master must then issue a stop condition to return the device to Standby mode and place the device into a known state.

Serial Write Operations

Byte Write

For a write operation, the device requires the Slave Address Byte and a Word Address Byte. This gives the master access to any one of the words in the array. After receipt of the Word Address Byte, the device responds with an acknowledge, and awaits the next eight bits of data. After receiving the 8 bits of the Data Byte, the device again responds with an acknowledge. The master then terminates the transfer by generating a stop condition, at which time the device begins the internal write cycle to the nonvolatile memory. During this internal write cycle, the device inputs are disabled, so the device will not respond to any requests from the master. The SDA output is at high impedance. See Figure 10.

A write to a protected block of memory will suppress the acknowledge bit.

Figure 9. Acknowledge Response From Receiver





Figure 10. Byte Write Sequence



Page Write

The device is capable of a page write operation. It is initiated in the same manner as the byte write operation; but instead of terminating the write cycle after the first data byte is transferred, the master can transmit an unlimited number of 8-bit bytes. After the receipt of each byte, the device will respond with an acknowledge, and the address is internally incremented by one. The page address remains constant. When the counter reaches the end of the page, it “rolls over” and goes back to ‘0’ on the same page.

This means that the master can write 16 bytes to the page starting at any location on that page. If the master begins writing at location 10, and loads 12 bytes, then the first 6 bytes are written to locations 10 through 15, and the last 6 bytes are written to locations 0 through 5. Afterwards, the address counter would point to location 6 of the page that was just written. If the master supplies more than 16 bytes of data, then new data overwrites the previous data, one byte at a time.

The master terminates the Data Byte loading by issuing a stop condition, which causes the device to begin the nonvolatile write cycle. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. See Figure 11 for the address, acknowledge, and data transfer sequence.

Stops and Write Modes

Stop conditions that terminate write operations must be sent by the master after sending at least 1 full data byte plus the subsequent ACK signal. If a stop is issued in the middle of a data byte, or before 1 full data byte plus its associated ACK is sent, then the device will reset itself without performing the write. The contents of the array will not be effected.

Acknowledge Polling

The disabling of the inputs during high voltage cycles can be used to take advantage of the typical 5ms write cycle time. Once the stop condition is issued to indicate the end of the master’s byte load operation, the device initiates the internal high voltage cycle. Acknowledge polling can be initiated immediately. To do this, the master issues a start condition followed by the Slave Address Byte for a write or read operation. If the device is still busy with the high voltage cycle then no ACK will be returned. If the device has completed the write operation, an ACK will be returned and the host can then proceed with the read or write operation. See Figure 13.

Serial Read Operations

Read operations are initiated in the same manner as write operations with the exception that the R/W bit of the Slave Address Byte is set to one. There are three basic read operations: Current Address Reads, Random Reads, and Sequential Reads.

Figure 11. Page Write Operation





Figure 12. Writing 12 bytes to a 16-byte page starting at location 10.




Current Address Read

Internally the device contains an address counter that maintains the address of the last word read incremented by one. Therefore, if the last read was to address n, the next read operation would access data from address n+1. On power-up, the address of the address counter is undefined, requiring a read or write operation for initialization.

Upon receipt of the Slave Address Byte with the $\overline{R/\overline{W}}$ bit set to one, the device issues an acknowledge and then transmits the eight bits of the Data Byte. The master terminates the read operation when it does not respond with an acknowledge during the ninth clock and then issues a stop condition. See figure 15 for the address, acknowledge, and data transfer sequence.

Figure 13. Acknowledge Polling Sequence



It should be noted that the ninth clock cycle of the read operation is not a “don’t care.” To terminate a read operation, the master must either issue a stop condition during the ninth cycle or hold SDA HIGH during the ninth clock cycle and then issue a stop condition.

Random Read

Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the $\overline{R/\overline{W}}$ bit set to one, the master must first perform a “dummy” write operation. The master issues the start condition and the Slave Address Byte, receives an acknowledge, then issues the Word Address Bytes. After acknowledging receipts of the Word Address Bytes, the master immediately issues another start condition and the Slave Address Byte with the $\overline{R/\overline{W}}$ bit set to one. This is followed by an acknowledge from the device and then by the eight bit word. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition. See Figure 16 for the address, acknowledge, and data transfer sequence.

A similar operation called “Set Current Address” where the device will perform this operation if a stop is issued instead of the second start is shown in Figure 15. The device will go into standby mode after the stop and all bus activity will be ignored until a start is detected. This operation loads the new address into the address counter. The next Current Address Read operation will read from the newly loaded address. This operation could be useful if the master knows the next address it needs to read, but is not ready for the data.

Sequential Read

Sequential reads can be initiated as either a current address read or random address read. The first Data Byte is transmitted as with the other modes; however, the master now responds with an acknowledge, indicating it requires additional data. The device continues to output data for each acknowledge received. The master terminates the read operation by not responding with an acknowledge and then issuing a stop condition.

The data output is sequential, with the data from address n followed by the data from address n + 1. The address counter for read operations increments through all page and column addresses, allowing the entire memory contents to be serially read during one operation. At the end of the address space the counter “rolls over” to address 0000h and the device continues to output data for each acknowledge received. See Figure 17 for the acknowledge and data transfer sequence.

SERIAL DEVICE ADDRESSING


Memory Address Map

CR, Control Register, CR7: CR0
Address: 1FF_{hex}

FDR, Fault Detection Register, FDR7: FDR0
Address: 0FF_{hex}

General Purpose Memory Organization, A8:A0
Address: 000h to 1FFh

General Purpose Memory Array Configuration



Slave Address Byte

Following a start condition, the master must output a Slave Address Byte. This byte consists of several parts:


- a device type identifier that is always ‘101x’. Where x = 0 is for Array, x = 1 is for Control Register or Fault Detection Register.
- next two bits are ‘0’.
- next bit that becomes the MSB of the address.

Figure 14. X40430, X40431, X40434, X40435 Addressing

	Slave Byte							
General Purpose Memory	1	0	1	0	0	0	A8	R/W
Control Register	1	0	1	1	0	0	1	R/W
Fault Detection Register	1	0	1	1	0	0	0	R/W

	Word Address							
General Purpose Memory	A7	A6	A5	A4	A3	A2	A1	A0
Control Register	1	1	1	1	1	1	1	1
Fault Detection Register	1	1	1	1	1	1	1	1

Figure 15. Current Address Read Sequence



- last bit of the slave command byte is a R/W bit. The R/W bit of the Slave Address Byte defines the operation to be performed. When the R/W bit is a one, then a read operation is selected. A zero selects a write operation.

Word Address

The word address is either supplied by the master or obtained from an internal counter. The internal counter is undefined on a power-up condition.

Operational Notes

The device powers-up in the following state:

- The device is in the low power standby state.
- The WEL bit is set to ‘0’. In this state it is not possible to write to the device.
- SDA pin is the input mode.
- RESET/RESET Signal is active for t_{PURST}.

Data Protection

The following circuitry has been included to prevent inadvertent writes:

- The WEL bit must be set to allow write operations.
- The proper clock count and bit sequence is required prior to the stop bit in order to start a nonvolatile write cycle.
- A three step sequence is required before writing into the Control Register to change Watchdog Timer or Block Lock settings.
- The WP pin, when held HIGH, prevents all writes to the array and all the Register.

Figure 16. Random Address Read Sequence





Figure 17. Sequential Read Sequence



ABSOLUTE MAXIMUM RATINGS

Temperature under bias -65°C to +135°C
 Storage temperature -65°C to +150°C
 Voltage on any pin with
 respect to V_{SS} -1.0V to +7V
 D.C. output current 5mA
 Lead temperature (soldering, 10s) 300°C

COMMENT

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C

Version	Chip Supply Voltage	Monitored* Voltages
X40430, X40431	2.7V to 5.5V	1.7V to 5.5V
X40434, X40435	2.7V to 5.5V	1.0V to 5.5V

*See Ordering Info

D.C. OPERATING CHARACTERISTICS

(Over the recommended operating conditions unless otherwise specified)

Symbol	Parameter	Min	Typ ⁽⁴⁾	Max	Unit	Test Conditions
$I_{CC1}^{(1)}$	Active Supply Current (V_{CC}) Read			1.5	mA	$V_{IL} = V_{CC} \times 0.1$ $V_{IH} = V_{CC} \times 0.9$, $f_{SCL} = 400\text{kHz}$
$I_{CC2}^{(1)}$	Active Supply Current (V_{CC}) Write			3.0	mA	
$I_{SB1}^{(1)(6)}$	Standby Current (V_{CC}) AC (WDT off)		6	10	μA	$V_{IL} = V_{CC} \times 0.1$ $V_{IH} = V_{CC} \times 0.9$ $f_{SCL}, f_{SDA} = 400\text{kHz}$
$I_{SB2}^{(2)(6)}$	Standby Current (V_{CC}) DC (WDT on)		25	30	μA	$V_{SDA} = V_{SCL} = V_{CC}$ Others = GND or V_{CC}
I_{LI}	Input Leakage Current (SCL, $\overline{\text{MR}}$, WP)			10	μA	$V_{IL} = \text{GND to } V_{CC}$
I_{LO}	Output Leakage Current (SDA, V2FAIL, V3FAIL, WDO, RESET)			10	μA	$V_{SDA} = \text{GND to } V_{CC}$ Device is in Standby ⁽²⁾
$V_{IL}^{(3)}$	Input LOW Voltage (SDA, SCL, $\overline{\text{MR}}$, WP)	-0.5		$V_{CC} \times 0.3$	V	
$V_{IH}^{(3)}$	Input HIGH Voltage (SDA, SCL, $\overline{\text{MR}}$, WP)	$V_{CC} \times 0.7$		$V_{CC} + 0.5$	V	
$V_{HYS}^{(6)}$	Schmitt Trigger Input Hysteresis • Fixed input level • V_{CC} related level	0.2			V	
		$.05 \times V_{CC}$			V	
V_{OL}	Output LOW Voltage (SDA, RESET/RESET, LOWLINE, V2FAIL, V3FAIL, WDO)			0.4	V	$I_{OL} = 3.0\text{mA}$ (2.7-5.5V) $I_{OL} = 1.8\text{mA}$ (2.7-3.6V)
V_{OH}	Output (RESET, LOWLINE) HIGH Voltage	$V_{CC} - 0.8$ $V_{CC} - 0.4$			V	$I_{OH} = -1.0\text{mA}$ (2.7-5.5V) $I_{OH} = -0.4\text{mA}$ (2.7-3.6V)


D.C. OPERATING CHARACTERISTICS (Continued)

(Over the recommended operating conditions unless otherwise specified)

Symbol	Parameter	Min	Typ ⁽⁴⁾	Max	Unit	Test Conditions
V_{CC} Supply						
V _{TRIP1} ⁽⁵⁾	V _{CC} Trip Point Voltage Range	2.0		4.75	V	
		4.55	4.6	4.65	V	X40430, X40431-A, X40434, X40435
		4.35	4.4	4.45	V	X40430, X40431-B
		2.85	2.9	2.95	V	X40430, X40431-C
Second Supply Monitor						
I _{V2}	V2MON Current			15	μA	
V _{TRIP2} ⁽⁵⁾	V2MON Trip Point Voltage Range	1.7		4.75	V	x40430, X40431
		0.9		3.5	V	x40434, X40435
		2.85	2.9	2.95	V	X40430, X40431-A
		2.55	2.6	2.65	V	X40430, X40431-B
		2.15	2.2	2.25	V	X40430, X40431-C
		1.25	1.3	1.35	V	X40434, X40435-A&B
		0.95	1.0	1.05	V	X40434, X40435-C
t _{RPD2} ⁽⁶⁾	V _{TRIP2} to $\overline{V2FAIL}$			5	μs	
Third Supply Monitor						
I _{V3}	V3MON Current			15	μA	
V _{TRIP3} ⁽⁵⁾	V3MON Trip Point Voltage Range	1.7		4.75	V	
		1.65	1.7	1.75	V	X40430, X40431
		3.05	3.1	3.15	V	X40434, X40435-A
		2.85	2.9	2.95	V	X40434, X40435-B&C
t _{RPD3} ⁽⁶⁾	V _{TRIP3} to $\overline{V3FAIL}$			5	μs	

- Notes: (1) The device enters the Active state after any start, and remains active until: 9 clock cycles later if the Device Select Bits in the Slave Address Byte are incorrect; 200ns after a stop ending a read operation; or t_{WC} after a stop ending a write operation.
 (2) The device goes into Standby: 200ns after any stop, except those that initiate a high voltage write cycle; t_{WC} after a stop that initiates a high voltage cycle; or 9 clock cycles after any start that is not followed by the correct Device Select Bits in the Slave Address Byte.
 (3) V_{IL} Min. and V_{IH} Max. are for reference only and are not tested.
 (4) At 25°C, V_{CC} = 3V
 (5) See ordering information for standard programming levels. For custom programmed levels, contact factory.
 (6) Based on characterization data.

EQUIVALENT INPUT CIRCUIT FOR V_xMON (x = 1, 2, 3)




CAPACITANCE

Symbol	Parameter	Max	Unit	Test Conditions
C _{OUT} ⁽¹⁾	Output Capacitance (\overline{SDA} , $\overline{RESET/RESET}$, $\overline{LOWLINE}$, $\overline{V2FAIL}$, $\overline{V3FAIL}$, \overline{WDO})	8	pF	V _{OUT} = 0V
C _{IN} ⁽¹⁾	Input Capacitance (\overline{SCL} , \overline{WP} , \overline{MR})	6	pF	V _{IN} = 0V

Note: (1) This parameter is not 100% tested.

**EQUIVALENT A.C. OUTPUT LOAD CIRCUIT FOR
V_{CC} = 5V**



A.C. TEST CONDITIONS

Input pulse levels	V _{CC} x 0.1 to V _{CC} x 0.9
Input rise and fall times	10ns
Input and output timing levels	V _{CC} x 0.5
Output load	Standard output load

A.C. CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit
f _{SCL}	SCL Clock Frequency		400	kHz
t _{IN}	Pulse width Suppression Time at inputs	50		ns
t _{AA}	SCL LOW to SDA Data Out Valid	0.1	0.9	μs
t _{BUF}	Time the bus free before start of new transmission	1.3		μs
t _{LOW}	Clock LOW Time	1.3		μs
t _{HIGH}	Clock HIGH Time	0.6		μs
t _{SU:STA}	Start Condition Setup Time	0.6		μs
t _{HD:STA}	Start Condition Hold Time	0.6		μs
t _{SU:DAT}	Data In Setup Time	100		ns
t _{HD:DAT}	Data In Hold Time	0		μs
t _{SU:STO}	Stop Condition Setup Time	0.6		μs
t _{DH}	Data Output Hold Time	50		ns
t _R	SDA and SCL Rise Time	20 + .1Cb ⁽¹⁾	300	ns
t _F	SDA and SCL Fall Time	20 + .1Cb ⁽¹⁾	300	ns
t _{SU:WP}	WP Setup Time	0.6		μs
t _{HD:WP}	WP Hold Time	0		μs
Cb	Capacitive load for each bus line		400	pF


Note: (1) Cb = total capacitance of one bus line in pF.

SYMBOL TABLE


WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

TIMING DIAGRAMS


Bus Timing



WP Pin Timing



Write Cycle Timing




Nonvolatile Write Cycle Timing

Symbol	Parameter	Min	Typ	Max	Unit
$t_{WC}^{(1)}$	Write Cycle Time		5	10	ms


Note: (1) t_{WC} is the time from a valid stop condition at the end of a write sequence to the end of the self-timed internal nonvolatile write cycle. It is the minimum cycle time to be allowed for any nonvolatile write by the user, unless Acknowledge Polling is used.

Power Fail Timings



X = 2, 3

RESET/RESET/MR Timings



LOW VOLTAGE AND WATCHDOG TIMINGS PARAMETERS (@25°C, $V_{CC} = 5V$)


Symbol	Parameters	Min	Typ ⁽¹⁾	Max	Unit
$t_{RPD1}^{(2)}$ t_{RPDL}	V_{TRIP1} to $\overline{RESET}/RESET$ (Power-down only) V_{TRIP1} to $\overline{LOWLINE}$			5	μs
t_{LR}	$\overline{LOWLINE}$ to $\overline{RESET}/RESET$ delay (Power-down only) [= $t_{RPD1} - t_{RPDL}$]		500		ns
$t_{RPDX}^{(2)}$	V_{TRIP2} to $V2FAIL$, or V_{TRIP3} to $V3FAIL$ (x = 2, 3)			5	μs
t_{PURST}	Power-on Reset delay: PUP1 = 0, PUP0 = 0 PUP1 = 0, PUP0 = 1 (factory setting) PUP1 = 1, PUP0 = 0 PUP1 = 1, PUP0 = 1		50 ⁽²⁾ 200 400 ⁽²⁾ 800 ⁽²⁾		ms ms ms ms
t_F	V_{CC} , V2MON, V3MON, Fall Time	20			mV/ μs
t_R	V_{CC} , V2MON, V3MON, Rise Time	20			mV/ μs
V_{RVALID}	Reset Valid V_{CC}	1			V
$t_{MD}^{(2)}$	\overline{MR} to $\overline{RESET}/RESET$ delay (activation only)	500			ns

LOW VOLTAGE AND WATCHDOG TIMINGS PARAMETERS (@25°C, V_{CC} = 5V) (CONTINUED)


Symbol	Parameters	Min	Typ (1)	Max	Unit
t _{in1}	Pulse width for \overline{MR}	5			μs
t _{WDO}	Watchdog Timer Period: WD1 = 0, WD0 = 0 WD1 = 0, WD0 = 1 WD1 = 1, WD0 = 0 WD1 = 1, WD0 = 1 (factory setting)		1.4 ⁽²⁾ 200 ⁽²⁾ 25 OFF		s ms ms
t _{RST1}	Watchdog Reset Time Out Delay WD1 = 0, WD0 = 0 WD1 = 0, WD0 = 1	100	200	300	ms
t _{RST2}	Watchdog Reset Time Out Delay WD1 = 1, WD0 = 0	12.5	25	37.5	ms
t _{RSP}	Watchdog timer restart pulse width	1			μs

Notes: (1) V_{CC} = 5V at 25°C.
(2) Values based on characterization data only.

Watchdog Time Out For 2-Wire Interface




V_{TRIPX} Set/Reset Conditions



V_{TRIP1}, V_{TRIP2}, V_{TRIP3} Programming Specifications: V_{CC} = 2.0 - 5.5V; Temperature = 25°C

Parameter	Description	Min.	Max.	Unit
t _{VPS}	WDO Program Voltage Setup time	10		µs
t _{VPH}	WDO Program Voltage Hold time	10		µs
t _{TSU}	V _{TRIPX} Level Setup time	10		µs
t _{THD}	V _{TRIPX} Level Hold (stable) time	10		µs
t _{WC}	V _{TRIPX} Program Cycle	10		ms
t _{VPO}	Program Voltage Off time before next cycle	1		ms
V _P	Programming Voltage	15	18	V
V _{TRAN1}	V _{TRIP1} Set Voltage Range	2.0	4.75	V
V _{TRAN2}	V _{TRIP2} Set Voltage Range – X40430, X40431	1.7	4.75	V
V _{TRAN2A}	V _{TRIP2} Set to Voltage Range – X40434, X40435	0.9	3.5	V
V _{TRAN3}	V _{TRIP3} Set Voltage Range	1.7	4.75	V
V _{tv}	V _{TRIPX} Set Voltage variation after programming (-40 to +85°C).	-25	+25	mV
t _{VPS}	WDO Program Voltage Setup time	10		µs

Small Outline Package Family (SO)



MDP0027

SMALL OUTLINE PACKAGE FAMILY (SO)


SYMBOL	SO-8	SO-14	SO16 (0.150")	SO16 (0.300") (SOL-16)	SO20 (SOL-20)	SO24 (SOL-24)	SO28 (SOL-28)	TOLERANCE	NOTES
A	0.068	0.068	0.068	0.104	0.104	0.104	0.104	MAX	-
A1	0.006	0.006	0.006	0.007	0.007	0.007	0.007	± 0.003	-
A2	0.057	0.057	0.057	0.092	0.092	0.092	0.092	± 0.002	-
b	0.017	0.017	0.017	0.017	0.017	0.017	0.017	± 0.003	-
c	0.009	0.009	0.009	0.011	0.011	0.011	0.011	± 0.001	-
D	0.193	0.341	0.390	0.406	0.504	0.606	0.704	± 0.004	1, 3
E	0.236	0.236	0.236	0.406	0.406	0.406	0.406	± 0.008	-
E1	0.154	0.154	0.154	0.295	0.295	0.295	0.295	± 0.004	2, 3
e	0.050	0.050	0.050	0.050	0.050	0.050	0.050	Basic	-
L	0.025	0.025	0.025	0.030	0.030	0.030	0.030	± 0.009	-
L1	0.041	0.041	0.041	0.056	0.056	0.056	0.056	Basic	-
h	0.013	0.013	0.013	0.020	0.020	0.020	0.020	Reference	-
N	8	14	16	16	20	24	28	Reference	-

Rev. L 2/01

NOTES:

1. Plastic or metal protrusions of 0.006" maximum per side are not included.
2. Plastic interlead protrusions of 0.010" maximum per side are not included.
3. Dimensions "D" and "E1" are measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994

Thin Shrink Small Outline Plastic Packages (TSSOP)



M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
c	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
e	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
α	0°	8°	0°	8°	-

Rev. 2 4/06

NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
- Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- "L" is the length of terminal for soldering to a substrate.
- "N" is the number of terminal positions.
- Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com