

Voltage Detector with Delay Circuit Built-In

GENERAL DESCRIPTION

The XC61H series is a highly accurate, low power consumption CMOS voltage detector with a delay circuit. Detect voltage is accurate with minimal temperature drift. Output configurations are available in both CMOS and N-channel open drain. Since the full delay circuit is built-in, an external delay-time capacitor is not necessary so that high density mounting is possible.

APPLICATIONS


- Microprocessor reset circuitry
- System battery life and charge voltage monitors
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- Delay circuitry

FEATURES

- Detect Voltage Accuracy** : $\pm 2\%$ (*)
- Low Power Consumption** : $1.0 \mu\text{A}$ (TYP.) [$V_{\text{IN}}=2.0\text{V}$]
- Detect Voltage Range** : $1.6\text{V} \sim 6.0\text{V}$ (0.1V increments)
- Operating Voltage Range** : $0.7\text{V} \sim 10.0\text{V}$
- Detect Voltage Temperature Characteristics** : $\pm 100\text{ppm/}$ (TYP.)
- Built-In Release Delay time:** 1ms (MIN.)
50ms (MIN.)
80ms (MIN.)
- Output Configuration** : N-ch open drain or CMOS
- Package** : SOT-23


* No parts are available with an accuracy of $\pm 1\%$

TYPICAL APPLICATION CIRCUITS




TYPICAL PERFORMANCE CHARACTERISTICS

Release Delay Time (t_{DR}) vs. Ambient Temperature



PIN CONFIGURATION



PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION
SOT-23		
1	V _{SS}	Ground
2	RESETB	Output
3	V _{IN}	Supply Voltage Input

PRODUCT CLASSIFICATION

Ordering Information

XC61H _____ (*1)

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
	Output Configuration	C	CMOS output
		N	N-ch open drain output
	Detect Voltage (V_{DF})	16 ~ 60	e.g. 2.5V 2, 5
	Release Delay Time	1	50ms ~ 200ms
		4	80ms ~ 400ms
		5	1ms ~ 50ms
	Detect Accuracy	2	$\pm 2.0\%$
-	Packages Taping Type (*2)	MR-G	SOT-23 (Halogen & Antimony free)

(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.


(*2) The device orientation is fixed in its embossed tape pocket.

For reverse orientation, please contact your local Torex sales office or representative.


(Standard orientation: R- , Reverse orientation: L-)

BLOCK DIAGRAMS

(1) CMOS output



(2) N-ch open drain output



ABSOLUTE MAXIMUM RATINGS

Ta=25

PARAMETER	SYMBOL	RATINGS	UNITS
Input Voltage	V _{IN}	12.0	V
Output Current	I _{OUT}	50	mA
Output Voltage	CMOS	V _{SS} -0.3 ~ V _{IN} +0.3	V
	N-ch open drain		
Power Dissipation	SOT-23	Pd	250
Operating Temperature Range	Topr	-30 ~ +80	
Storage Temperature Range	Tstg	-40 ~ +125	

ELECTRICAL CHARACTERISTICS

Ta = 25

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Detect Voltage	V _{DF}		V _{DF(T)} x 0.98	V _{DF(T)}	V _{DF(T)} x 1.02	V	
Hysteresis Width	V _{HYS}		V _{DF} x 0.02	V _{DF} x 0.05	V _{DF} x 0.08	V	
Supply Current (*1)	I _{SS}	V _{IN} = 1.5V	-	0.9	2.6	μA	
		V _{IN} = 2.0V	-	1.0	3.0		
		V _{IN} = 3.0V	-	1.3	3.4		
		V _{IN} = 4.0V	-	1.6	3.8		
		V _{IN} = 5.0V	-	2.0	4.2		
Operating Voltage	V _{IN}	V _{DF} =1.6V ~ 6.0V	0.7	-	10.0	V	
Output Current	I _{OUT}	N-ch, V _{DS} = 0.5V	V _{IN} = 1.0V	1.0	2.2	-	mA
			V _{IN} = 2.0V	3.0	7.7	-	
			V _{IN} = 3.0V	5.0	10.1	-	
			V _{IN} = 4.0V	6.0	11.5	-	
			V _{IN} = 5.0V	7.0	13.0	-	
		P-ch, V _{DS} =2.1V (CMOS Output)	V _{IN} = 8.0V		-10.0	-2.0	
Leakage Current	CMOS Output	I _{LEAK}	V _{IN} =10.0V, V _{OUT} =10.0V	-	0.01	-	μA
	Nch Open Drain			-	0.01	0.1	
Detect Voltage Temperature Characteristics	$\frac{V_{DF}}{Topr \cdot V_{DF}}$		-	±100	-	ppm/	-
Release Delay Time (VDR RESEB inversion)	t _{DR}	V _{IN} changes from 0.6V to 10V	50	-	200	ms	
			80	-	400		
			1	-	50		

V_{DF} (T) is nominal detect voltage value
Release Voltage: V_{DR} = V_{DF} + V_{HYS}

(*1) The supply current during power-start until output being stable (during release operation) is 2 μA greater with comparison to the period after the completion of release operation because of the shoot-through current in delay current.

OPERATIONAL EXPLANATION

CMOS output

An input voltage V_{IN} starts higher than the release voltage V_{DR} . Then, V_{IN} voltage will gradually fall. When V_{IN} voltage is higher than detect voltage V_{DF} , output voltage RESETB is equal to the V_{IN} voltage.

*Note that high impedance exists at RESETB with the N-channel open drain configuration. If the RESETB pin is pulled up, RESETB will be equal to the pull up voltage.

When V_{IN} falls below V_{DF} , RESETB will be equal to ground voltage V_{SS} level (detect state).

* Note that this also applies to N-channel open drain configurations.

When V_{IN} falls to a level below that of the minimum operating voltage V_{MIN} , output will become unstable.

*When the output pin is generally pulled up with N-channel open drain configurations, output will be equal to pull up voltage.

When V_{IN} rises above the V_{SS} level (excepting levels lower than minimum operating voltage), RESETB will be equal to V_{SS} until V_{IN} reaches the V_{DR} level.

Although V_{IN} will rise to a level higher than V_{DR} , RESETB maintains ground voltage level via the delay circuit.


After taking a release delay time, V_{IN} voltage will be output at the RESETB pin.

*High impedance exists with the N-channel open drain configuration and that voltage will be dependent on pull up.

Notes:

1. The difference between V_{DR} and V_{DF} represents the hysteresis width.
2. Release delay time (t_{DR}) represents the time it takes until when V_{IN} voltage appears at RESETB pin once the input voltage has exceeded the V_{DR} level.

Timing Chart



NOTES ON USE

1. Please use this IC within the stated maximum ratings. The IC is liable to malfunction should the ratings be exceeded.
2. When a resistor is connected between the V_{IN} pin and the input with CMOS output configurations, irregular oscillation may occur as a result of voltage drops at R_{IN} if load current (I_{OUT}) exists. It is therefore recommend that no resistor be added. (refer to Figure 1 below)
3. When a resistor is connected between the V_{IN} pin and the input with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of shoot-through current at the time of voltage release even if load current (I_{OUT}) does not exist. (refer to Figure 1 below)
4. By connecting a resistor between the V_{IN} pin and the input, detect and release voltages will rise as a result of the IC's supply current flowing through the V_{IN} pin.
5. If a resistor (R_{IN}) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above.
Further, please ensure that R_{IN} is less than 10k and that C_{IN} is more than 0.1 μ F (Figure 1). In such cases, detect and release voltages will rise due to voltage drops at R_{IN} brought about by the IC's supply current.
6. Depending on circuit's operation, release delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temperature.

Irregular Oscillations

- (1) Irregular oscillation as a result of output current with the CMOS output configuration:

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current (I_{OUT}) will flow through R_L . Because a voltage drop ($R_{IN} \times I_{OUT}$) is produced at the R_{IN} resistor, located between the input (IN) and the V_{IN} pin, the load current will flow via the IC's V_{IN} pin. The voltage drop will also lead to a fall in the voltage level at the V_{IN} pin. When the V_{IN} pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at R_{IN} will disappear, the voltage level at the V_{IN} pin will rise and release operations will begin over again.

Irregular oscillation may occur with this "release - detect - release" repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

- (2) Irregular oscillation as a result of shoot-through current:

Since the XC61H series are CMOS ICs, shoot-through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, irregular oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this shoot-through current (Figure 3).

Since hysteresis exists during detect operations, irregular oscillation is unlikely to occur.




Figure 1 Use of input resistor R_{IN}

NOTES ON USE

Irregular Oscillations (Continued)




Figure 2 Irregular Oscillation by output current






Figure 3 Irregular Oscillation by shoot-through current

TEST CIRCUITS


Circuit




Circuit




Circuit



Circuit




Circuit




*R is not necessary with CMOS output products.

TYPICAL PERFORMANCE CHARACTERISTICS


(1) Supply Current vs. Input Voltage




(2) Detect Voltage, Release Voltage vs. Ambient Temperature



(3) Detect Voltage, Release Voltage vs. Input Voltage






(4) N-Channel Driver Output Current vs. Vds






TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



(4) N-Channel Driver Output Current vs. V_{DS} (Continued)






(5) N-Channel Driver Output Current vs. Input Voltage



(6) P-Channel Driver Output Current vs. Input Voltage




(7) Ambient Temperature vs. Release Delay Time (t_{DR})



TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(8) Input Voltage vs. Release Delay Time (t_{DR})



PACKAGING INFORMATION


SOT-23

(unit : mm)



MARKING RULE

SOT-23



SOT-23
(TOP VIEW)

Represents integer of detect voltage and output configuration

CMOS output (XC61HC series)

MARK	CONFIGURATION	VOLTAGE (V)
B	CMOS	1. X
C	CMOS	2. X
D	CMOS	3. X
E	CMOS	4. X
F	CMOS	5. X
H	CMOS	6. X

N-channel open drain (XC61HN series)

MARK	CONFIGURATION	VOLTAGE (V)
L	N-ch	1. X
M	N-ch	2. X
N	N-ch	3. X
P	N-ch	4. X
R	N-ch	5. X
S	N-ch	6. X

Represents decimal number of detect voltage

MARK	VOLTAGE (V)	MARK	VOLTAGE (V)
0	X.0	5	X.5
1	X.1	6	X.6
2	X.2	7	X.7
3	X.3	8	X.8
4	X.4	9	X.9

Represents delay time

VOLTAGE (V)	DELAY TIME
5	50ms ~ 200ms
6	80ms ~ 400ms
7	1ms ~ 50ms

Represents assembly lot number
(Based on internal standards)

1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure or malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this datasheet within the specified ranges.
Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this datasheet may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.