# RENESAS

# Preliminary DATASHEET

Specifications in this document are tentative and subject to change.

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group RENESAS MCU

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

# 1. Overview

#### 1.1 Features

The R8C/34W Group, R8C/34X Group, R8C/34Y Group, and R8C/34Z Group of single-chip MCUs incorporate the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.


The R8C/34W Group and R8C/34X Group have a single channel CAN module and are suitable for LAN systems in vehicles and for FA.

The R8C/34Y Group and R8C/34Z Group do not have CAN modules.

The R8C/34W Group and R8C/34Y Group have data flash (1 KB  $\times$  4 blocks) with the background operation (BGO) function.

# 1.1.1 Applications

Automobiles and others





#### 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/34W Group, tables 1.3 and 1.4 outline the Specifications for R8C/34X Group, tables 1.5 and 1.6 outline the Specifications for R8C/34Y Group, and tables 1.7 and 1.8 outline the Specifications for R8C/34Z Group.

| Item                 | Function             | Specification  |
|----------------------|----------------------|--|
| CPU                  | Central processing   | R8C CPU core   |
|                      | unit                 | Number of fundamental instructions: 89   |
|                      |                      | Minimum instruction execution time:  |
|                      |                      | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)  |
|                      |                      | • Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits   |
|                      |                      | • Multiply-accumulate instruction: 16 bits $\times$ 16 bits + 32 bits $\rightarrow$ 32 bits                              |
|                      |                      | Operating mode: Single-chip mode (address space: 1 Mbyte)  |
| Memory               | ROM, RAM, Data flash | Refer to Table 1.9 Product List for R8C/34W Group.   |
| Power Supply         | Voltage detection    | Power-on reset   |
| Voltage<br>Detection | circuit              | Voltage detection 3 (detection level of voltage detection 1 selectable)  |
| I/O Ports            | Programmable I/O     | Input-only: 1 pin  |
|                      | ports                | CMOS I/O ports: 43, selectable pull-up resistor  |
| Clock                | Clock generation     | 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),  |
|                      | circuits             | High-speed on-chip oscillator (with frequency adjustment function),  |
|                      |                      | Low-speed on-chip oscillator   |
|                      |                      | Oscillation stop detection: XIN clock oscillation stop detection function  |
|                      |                      | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16  |
|                      |                      | Low power consumption modes:   |
|                      |                      | Standard operating mode (high-speed clock, high-speed on-chip oscillator,  |
|                      |                      | low-speed on-chip oscillator), wait mode, stop mode  |
| Interrupts           |                      | Interrupt vectors: 69  |
|                      |                      | <ul> <li>External: 9 sources (INT × 5, key input × 4)</li> </ul>   |
|                      |                      | Priority levels: 7 levels  |
| Watchdog Tim         | ner                  | • 14 bits × 1 (with prescaler)   |
|                      |                      | Reset start selectable   |
|                      |                      | <ul> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>   |
| DTC (Data Tra        | ansfer Controller)   | 1 channel  |
|                      |                      | Activation sources: 31   |
|                      |                      | Transfer modes: 2 (normal mode, repeat mode)   |
| Timer                | Timer RA             | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every           |
|                      |                      | period), event counter mode, pulse width measurement mode, pulse period  |
|                      |                      | measurement mode   |
|                      | Timer RB             | 8 bits (with 8-bit prescaler) × 1  |
|                      |                      | Timer mode (period timer), programmable waveform generation mode (PWM  |
|                      |                      | output), programmable one-shot generation mode, programmable wait one-   |
|                      | Time on DO           | shot generation mode   |
|                      | Timer RC             | 16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode |
|                      | Timer DD             | (output 3 pins), PWM2 mode (PWM output pin)  |
|                      | Timer RD             | 16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode |
|                      |                      | (output 6 pins), reset synchronous PWM mode (output three-phase  |
|                      |                      | waveforms (6 pins), sawtooth wave modulation), complementary PWM mode  |
|                      |                      | (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)     |
|                      | Timer RE             | 8 bits x 1<br>Output compare mode  |

Table 1.1Specifications for R8C/34W Group (1)

| Table I.Z S                   | pecifications | 101 R8C/34W Group (2)  |  |
|-------------------------------|---------------|--|--|
| Item                          | Function      | Specification  |  |
| Serial U/<br>Interface        | ART0          | 1 channel<br>Clock synchronous serial I/O, UART  |  |
| U                             | ART2          | 1 channel  |  |
|                               |               | Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function |  |
| Synchronous Seri              | al            | 1 channel  |  |
| Communication U               | nit (SSU)     |  |  |
| LIN Module                    |               | Hardware LIN: 1 (timer RA, UART0)  |  |
| CAN Module                    |               | 1 channel, 16 Mailboxes (conforms to the ISO 11898-1)  |  |
| A/D Converter                 |               | 10-bit resolution $\times$ 12 channels, includes sample and hold function, with sweep mode   |  |
| Flash Memory                  |               | <ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>  |  |
|                               |               | <ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>   |  |
|                               |               | 1,000 times (program ROM)  |  |
|                               |               | <ul> <li>Program security: ROM code protect, ID code check</li> </ul>  |  |
|                               |               | <ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>  |  |
|                               |               | <ul> <li>Background operation (BGO) function (data flash)</li> </ul>   |  |
| <b>Operating Freque</b>       | ncy/Supply    | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)   |  |
| Voltage                       |               |  |  |
| Current Consumption           |               | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)   |  |
| Operating Ambient Temperature |               | -40 to 85°C (J version)  |  |
|                               |               | -40 to 125°C (K version) <sup>(1)</sup>  |  |
| Package                       |               | 48-pin LQFP  |  |
|                               |               | Package code: PLQP0048KB-A (previous code: 48P6Q-A)  |  |

| Table 1.2 | Specifications for R8C/34W Group (2 | ) |
|-----------|-------------------------------------|---|
|           |                                     |   |

Note: 1. Specify the K version if K version functions are to be used.



| Item                 | Function                        | Specification  |
|----------------------|---------------------------------|--|
| CPU                  | Central processing R8C CPU core |  |
| 0.0                  | unit                            | Number of fundamental instructions: 89   |
|                      |                                 | Minimum instruction execution time:  |
|                      |                                 | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)  |
|                      |                                 | • Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits   |
|                      |                                 | • Multiply-accumulate instruction: 16 bits $\times$ 16 bits + 32 bits $\rightarrow$ 32 bits                              |
|                      |                                 | Operating mode: Single-chip mode (address space: 1 Mbyte)  |
| Memory               | ROM, RAM, Data<br>flash         | Refer to Table 1.10 Product List for R8C/34X Group.  |
| Power Supply         | Voltage detection               | Power-on reset   |
| Voltage<br>Detection | circuit                         | Voltage detection 3 (detection level of voltage detection 1 selectable)  |
| I/O Ports            | Programmable I/O                | Input-only: 1 pin  |
|                      | ports                           | CMOS I/O ports: 43, selectable pull-up resistor  |
| Clock                | Clock generation                | 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),  |
|                      | circuits                        | High-speed on-chip oscillator (with frequency adjustment function),  |
|                      |                                 | Low-speed on-chip oscillator   |
|                      |                                 | Oscillation stop detection: XIN clock oscillation stop detection function  |
|                      |                                 | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16  |
|                      |                                 | Low power consumption modes:   |
|                      |                                 | Standard operating mode (high-speed clock, high-speed on-chip oscillator,  |
|                      |                                 | low-speed on-chip oscillator), wait mode, stop mode  |
| Interrupts           |                                 | Interrupt vectors: 69  |
|                      |                                 | • External: 9 sources (INT × 5, key input × 4)   |
|                      |                                 | Priority levels: 7 levels  |
| Watchdog Tim         | er                              | • 14 bits × 1 (with prescaler)   |
| U                    |                                 | Reset start selectable   |
|                      |                                 | <ul> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul>   |
| DTC (Data Tra        | nsfer Controller)               | • 1 channel  |
|                      |                                 | Activation sources: 31   |
|                      |                                 | Transfer modes: 2 (normal mode, repeat mode)   |
| Timer                | Timer RA                        | 8 bits (with 8-bit prescaler) × 1  |
|                      |                                 | Timer mode (period timer), pulse output mode (output level inverted every  |
|                      |                                 | period), event counter mode, pulse width measurement mode, pulse period  |
|                      |                                 | measurement mode   |
|                      | Timer RB                        | 8 bits (with 8-bit prescaler) × 1  |
|                      |                                 | Timer mode (period timer), programmable waveform generation mode (PWM  |
|                      |                                 | output), programmable one-shot generation mode, programmable wait one-   |
|                      | TINDO                           | shot generation mode   |
|                      | Timer RC                        | 16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode |
|                      | Timer DD                        | (output 3 pins), PWM2 mode (PWM output pin)  |
|                      | Timer RD                        | 16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode |
|                      |                                 | (output 6 pins), reset synchronous PWM mode (output three-phase  |
|                      |                                 | waveforms (6 pins), sawtooth wave modulation), complementary PWM mode  |
|                      |                                 | (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)     |
|                      | Timer RE                        | 8 bits × 1   |
|                      |                                 | Output compare mode  |

| Table 1.3 | <b>Specifications for</b> | R8C/34X Group (1) |
|-----------|---------------------------|-------------------|
|           |                           |                   |

| Table 1.4                             | Specifications | ior Roc/34A Group (2)  |  |
|---------------------------------------|----------------|--|--|
| Item                                  | Function       | Specification  |  |
| Serial<br>Interface                   | UART0          | 1 channel<br>Clock synchronous serial I/O, UART  |  |
|                                       | UART2          | 1 channel<br>Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus),<br>multiprocessor communication function |  |
| Synchronous                           | Serial         | 1 channel  |  |
| Communicatio                          | on Unit (SSU)  |  |  |
| LIN Module                            | · ·            | Hardware LIN: 1 (timer RA, UART0)  |  |
| CAN Module                            |                | 1 channel, 16 Mailboxes (conforms to the ISO 11898-1)  |  |
| A/D Converter                         |                | 10-bit resolution × 12 channels, includes sample and hold function, with sweep mode  |  |
| Flash Memory                          | /              | <ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>  |  |
| -                                     |                | Programming and erasure endurance: 100 times (program ROM)   |  |
|                                       |                | Program security: ROM code protect, ID code check  |  |
|                                       |                | Debug functions: On-chip debug, on-board flash rewrite function  |  |
| Operating Frequency/Supply<br>Voltage |                | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)   |  |
| Current Consumption                   |                | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)   |  |
| Operating Ambient Temperature         |                | -40 to 85°C (J version)<br>-40 to 125°C (K version) <sup>(1)</sup>   |  |
| Package                               |                | 48-pin LQFP  |  |
|                                       |                | Package code: PLQP0048KB-A (previous code: 48P6Q-A)  |  |

| Table 1.4 | <b>Specifications</b> | for | R8C/34X  | Group (   | 2)         |
|-----------|-----------------------|-----|----------|-----------|------------|
|           | opecifications        | 101 | 1100/34/ | Or Oup (A | <u>-</u> , |

Note: 1. Specify the K version if K version functions are to be used.



| ltom                 | Eurotion                | Specification  |
|----------------------|-------------------------|--|
| Item<br>CPU          | Function                |  |
| CPU                  | Central processing      | R8C CPU core   |
|                      | unit                    | Number of fundamental instructions: 89   |
|                      |                         | Minimum instruction execution time:  |
|                      |                         | 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)  |
|                      |                         | • Multiplier: 16 bits $\times$ 16 bits $\rightarrow$ 32 bits   |
|                      |                         | • Multiply-accumulate instruction: 16 bits $\times$ 16 bits $+$ 32 bits $\rightarrow$ 32 bits                            |
|                      |                         | Operating mode: Single-chip mode (address space: 1 Mbyte)  |
| Memory               | ROM, RAM, Data<br>flash | Refer to Table 1.11 Product List for R8C/34Y Group.  |
| Power Supply         | Voltage detection       | Power-on reset   |
| Voltage<br>Detection | circuit                 | Voltage detection 3 (detection level of voltage detection 1 selectable)  |
| I/O Ports            | Programmable I/O        | Input-only: 1 pin  |
|                      | ports                   | CMOS I/O ports: 43, selectable pull-up resistor  |
| Clock                | Clock generation        | 3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),  |
|                      | circuits                | High-speed on-chip oscillator (with frequency adjustment function),  |
|                      |                         | Low-speed on-chip oscillator   |
|                      |                         | Oscillation stop detection: XIN clock oscillation stop detection function  |
|                      |                         | • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16  |
|                      |                         | Low power consumption modes:   |
|                      |                         | Standard operating mode (high-speed clock, high-speed on-chip oscillator,  |
|                      |                         | low-speed on-chip oscillator), wait mode, stop mode  |
| Interrupts           |                         | Interrupt vectors: 69  |
| Interrupts           |                         | <ul> <li>External: 9 sources (INT × 5, key input × 4)</li> </ul>   |
|                      |                         |  |
|                      |                         | Priority levels: 7 levels  |
| Watchdog Tim         | ier                     | • 14 bits × 1 (with prescaler)   |
|                      |                         | Reset start selectable   |
|                      |                         | Low-speed on-chip oscillator for watchdog timer selectable   |
| DTC (Data Tra        | ansfer Controller)      | • 1 channel  |
|                      |                         | Activation sources: 31   |
|                      |                         | Transfer modes: 2 (normal mode, repeat mode)   |
| Timer                | Timer RA                | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every           |
|                      |                         | period), event counter mode, pulse width measurement mode, pulse period  |
|                      |                         | measurement mode   |
|                      | Timer RB                | 8 bits (with 8-bit prescaler) × 1  |
|                      |                         | Timer mode (period timer), programmable waveform generation mode (PWM  |
|                      |                         | output), programmable one-shot generation mode, programmable wait one-   |
|                      |                         | shot generation mode   |
|                      | Timer RC                | 16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode |
|                      |                         | (output 3 pins), PWM2 mode (PWM output pin)  |
|                      | Timer RD                | 16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode |
|                      |                         | (output 6 pins), reset synchronous PWM mode (output three-phase  |
|                      |                         | waveforms (6 pins), sawtooth wave modulation), complementary PWM mode  |
|                      |                         | (output three-phase waveforms (6 pins), triangular wave modulation), PWM3  |
|                      |                         | mode (PWM output 2 pins with fixed period)   |
|                      | Timer RE                | 8 bits x 1   |
|                      |                         | Output compare mode  |

 Table 1.5
 Specifications for R8C/34Y Group (1)

|                                       | opecifications | or Roc/341 Group (2)   |  |
|---------------------------------------|----------------|--|--|
| Item                                  | Function       | Specification  |  |
| Serial<br>Interface                   | UART0          | 1 channel<br>Clock synchronous serial I/O, UART  |  |
|                                       | UART2          | 1 channel<br>Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus),<br>multiprocessor communication function |  |
| Synchronous                           | Serial         | 1 channel  |  |
| Communicatio                          | on Unit (SSU)  |  |  |
| LIN Module                            |                | Hardware LIN: 1 (timer RA, UART0)  |  |
| A/D Converter                         |                | 10-bit resolution $\times$ 12 channels, includes sample and hold function, with sweep mode   |  |
| Flash Memory                          | 1              | <ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>  |  |
|                                       |                | <ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>   |  |
|                                       |                | 1,000 times (program ROM)  |  |
|                                       |                | <ul> <li>Program security: ROM code protect, ID code check</li> </ul>  |  |
|                                       |                | <ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>  |  |
|                                       |                | <ul> <li>Background operation (BGO) function (data flash)</li> </ul>   |  |
| Operating Frequency/Supply<br>Voltage |                | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)   |  |
| Current Consumption                   |                | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)   |  |
| Operating Ambient Temperature         |                | -40 to 85°C (J version)  |  |
|                                       |                | -40 to 125°C (K version) <sup>(1)</sup>  |  |
| Package                               |                | 48-pin LQFP  |  |
|                                       |                | Package code: PLQP0048KB-A (previous code: 48P6Q-A)  |  |

| Table 1.6 | Specifications | for | R8C/34Y  | Group | (2) | 1 |
|-----------|----------------|-----|----------|-------|-----|---|
|           | opecifications | 101 | 1100/341 | Oroup | (4) | , |

Note: 1. Specify the K version if K version functions are to be used.



| CPU         Central processing<br>unit         R8C CPU core           Number of fundamental instructions: 89         Number of fundamental instructions: 89           Minimum instruction execution time:<br>50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)           Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits           Voltage         Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits           Powersupply         Voltage detection           Voltage detection         Power-on reset           Voltage detection         • Nomber 01; single-chip mode (address space: 1 Mbyte)           Voltage detection         • Power-on reset           Voltage detection         • Voltage detection 1 selectable)           Vetection         • Input-only: 1 pin           Clock         Clock generation           circuits         3 circuits: XIN clock oscillator circuit (with on-chip feedback resistor),<br>High-speed on-chip oscillator           Voltage detection: XIN clock oscillation stop detection function         • Coscillation stop detection function           Low-speed on-chip oscillator         • Coscillator), wait mode, stop mode           Interrupt vectors: 69         • External: 9 sources (INT × 5, key input × 4)           Priority levels: 7 levels         • Low-speed on-chip oscillator for watchdog timer selectable           OTC (Data Transfer Controller)         • 14 bits × 1 (with prescaler)  | ltom                 | Function          | Specification  |
|--|----------------------|-------------------|--|
| unit         • Number of fundamental instructions: 89           • Minimum instruction execution time:<br>50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)           • Multiple:: 16 bits x 16 bits -> 32 bits           • Multiple:: 16 bits x 16 bits -> 32 bits           • Multiple:: 16 bits x 16 bits -> 32 bits           • Operating mode: Single-chip mode (address space: 1 Mbyte)           Power Supply           Voltage detection<br>(circuit           • Power-on reset           • Voltage detection<br>(circuit           • Voltage detection<br>(circuits           • Input-only: 1 pin<br>• CMOS I/O ports: 43, selectable pull-up resistor           • Clock           Clock generation<br>circuits           • Obscillation stop detection: XIN clock oscillation<br>• Coscillation stop detection: NIN clock oscillator           • Oscillation stop detection: XIN clock oscillation<br>• Coscillation stop detection function<br>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16<br>• Low power consumption modes:<br>• Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           nterrupt vectors: 69<br>• External: 9 sources (IIT x 5, key input x 4)<br>• Priority levels: 7 levels           Natchdog Timer         • 14 bits x 1 (with prescaler)<br>• Reset start selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable<br>• Low-speed on-chip oscillator in mode, pulse width measurement mode, pulse period,<br>measurement mode.   |                      |                   |  |
| • Minimum instruction execution time:<br>50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)         • Multiplier: 16 bits × 16 bits × 32 bits<br>• Operating mode: Single-chip mode (address space: 1 Mbyte)         Power Supply       Voltage detection<br>fiash         Power Supply       Voltage detection<br>circuit       • Power-on reset<br>• Voltage detection 3 (detection level of voltage detection 1 selectable)         Potection       • Power-on reset<br>• Voltage detection 3 (detection level of voltage detection 1 selectable)         Potection       • Power-on reset<br>• Voltage detection 3 (detection level of voltage detection 1 selectable)         Potest       • Oots //O ports: 43, selectable pull-up resistor         Clock       Clock generation<br>circuits       • Input-only: 1 pin<br>• CMOS I/O ports: VIN clock oscillation circui (with on-chip feedback resistor),<br>• Clock wo power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator<br>• Oscillator stop detection: XIN clock oscillation stop detection function<br>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16<br>• Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>Iow-speed on-chip oscillator), wait mode, stop mode         Natchdog Timer       • Interrupt vectors: 69<br>• External: 9 sources: 11<br>• Priority levels: 7 levels         Vatchdog Timer       • Id bits × 1 (with prescaler)<br>• External: 9 sources: 31<br>• Channel<br>• Activation sources: 31<br>• Transfer modes: 2 (normal mode, repeat mode)         Timer RA       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted   | CPU                  |                   |  |
| 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)           • Multiply-accumulate instruction: 16 bits × 32 bits → 32 bits           • Operating mode: Single-chip mode (address space: 1 Mbyte)           Power Supply           Voltage detection<br>(circuit           • Power-on reset<br>• Voltage detection<br>(Circuit           • Porgrammable I/O<br>(P ports           • Programmable I/O<br>(P orts           • Programmable I/O<br>(P orts           • Clock generation<br>(circuits           • OMOS I/O ports: 43, selectable pull-up resistor<br>• CMOS I/O ports: 43, selectable pull-up resistor<br>• Oscillation stop detection: XIN clock oscillator (with frequency adjustment function)<br>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16<br>• Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>• low-speed on-chip oscillator), wait mode, stop mode           nterrupts         • Interrupt vectors: 69<br>• External: 9 sources (INT × 5, key input × 4)<br>• Priority levels: 7 levels<br>• Low-speed on-chip oscillator for watchdog timer selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable<br>• Low-speed on-chip oscillator (with 8 |                      | unit              |  |
| • Multiplier: 16 bits × 16 bits → 32 bits           • Multiplier: 16 bits × 16 bits + 32 bits → 32 bits           • Multiplier: 16 bits × 16 bits + 32 bits → 32 bits           • Operating mode: Single-chip mode (address space: 1 Mbyte)           Programmable I/O           Programmable I/O           • Power-on reset           • Voltage detection           • Colock generation           • Clock generation           Clock           Clock generation           • Colock generation           • Interrupt vectors: 69           • Interrupt vectors: 69           • Interrupt vectors: 69           • Interrupt vectors: 70           • Interrupt vectors: 71           • Interrupt vectors: 71           • Interrupt vectors: 71           • Interrupt vectors: 71   |                      |                   |  |
| Image: Source Single-chip mode (address space: 1 Mbyte)         Vermory       ROM, RAM, Data flash         Power Supply       Voltage detection circuit         Voltage detection       • Power-on reset         Voltage detection       • Voltage detection 3 (detection level of voltage detection 1 selectable)         Detection       • Programmable I/O         /O Ports       Programmable I/O         Programmable I/O       • Input-only: 1 pin         • CMOS I/O ports: 43, selectable pull-up resistor         Clock       Clock generation circuits: XIN clock oscillation circuit (with frequency adjustment function), Low-speed on-chip oscillator         Clock       Clock generation circuit preventing mode (right-speed clock, high-speed on-chip oscillator)         • Interrupts       • Interrupt vectors: 69         • Interrupt vectors: 69       • External: 9 sources (INT x 5, key input x 4)         • Priority levels: 7 levels       • Interrupt vectors: 31         • Transfer Controller)       • I channel         • Timer RA       8 bits (with 8-bit prescaler) x 1         Timer RR       8 bits (with 8-bit prescaler) x 1         Timer RD       16 bits (with 4-capture/compare registers) x 1         Timer RR       8 bits (with 8-bit prescaler) x 1         Timer RR       8 bits (with 8-bit prescaler) x 1         Timer RR   |                      |                   |  |
| • Operating mode: Single-chip mode (address space: 1 Mbyte)           Wemory         ROM, RAM, Data<br>flash         Refer to Table 1.12 Product List for R8C/34Z Group.           Programmable I/O         • Power-on reset         • Voltage detection 3 (detection level of voltage detection 1 selectable)           Orbots         Programmable I/O         • Input-only: 1 pin           /O Ports         Programmable I/O         • Input-only: 3 selectable pull-up resistor           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with non-chip feedback resistor),<br>High-speed on-chip oscillator           //O Ports         Oscillation stop detection: XIN clock oscillation stop detection function<br>eircuits         • Oscillation stop detection: XIN clock oscillation stop detection function<br>• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16<br>• Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           nterrupt         • Interrupt vectors: 69<br>• External: 9 sources (INT × 5, key input × 4)<br>• Priority levels: 7 levels           Vatchdog Timer         • 14 bits × 1 (with prescaler)<br>• Reset start selectable           DTC (Data Transfer Controller)         • 1 channel<br>• Activation sources: 31<br>• Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement m  |                      |                   |  |
| Wemory         ROM, RAM, Data<br>flash         Refer to Table 1.12 Product List for R8C/34Z Group.           Power Supply<br>Voltage detection<br>circuit         • Power-on reset         • Voltage detection 1 selectable)           Potestion         • Porgrammable I/O<br>ports         • Power-on reset         • Voltage detection 3 (detection level of voltage detection 1 selectable)           Zoetection         • Programmable I/O<br>ports         • Input-only: 1 pin<br>• CMOS I/O ports: 43, selectable pull-up resistor           Zlock         Clock generation<br>circuits         • CIMOS I/O ports: 43, selectable pull-up resistor           Zlock         Clock generation<br>circuits         • Comy speed on-chip oscillator (with frequency adjustment function),<br>Low-speed on-chip oscillator stop detection function           • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16         • Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69<br>• External: 9 sources (INT x 5, key input x 4)<br>• Priority levels: 7 levels           Watchdog Timer         • 1 d bits x 1 (with prescaler)<br>• Reset start selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable           DTC (Data Transfer Controller)         • 1 channel<br>• Activation sources: 31<br>• Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output, programmable  |                      |                   |  |
| Power Supply<br>Voltage detection<br>circuit         Power-on reset           Voltage detection<br>//O Ports         Programmable I/O<br>ports         Programmable I/O<br>Programmable I/O         Input-only: 1 pin<br>CMOS I/O ports: 43, selectable pull-up resistor           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),<br>High-speed on-chip oscillator           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with frequency adjustment function),<br>Low-speed on-chip oscillator           Pregament divide circuit: Dividing selectable 1, 2, 4, 8, and 16         -           I.ow power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupt vectors: 69         -           External: 9 sources (INT x 5, key input x 4)           Priority levels: 7 levels           Watchdog Timer         - 14 bits x 1 (with prescaler)<br>- Reset start selectable           DTC (Data Transfer Controller)         - 1 channel<br>- Activation sources: 31<br>- Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) x 1<br>Timer mode (period time), pulse width measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 4 capture/compare registers) x 1<br>Timer mode (period time), programmable waveform generation mode, roupart function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)           Timer RD   | Memory               | ROM RAM Data      |  |
| Voltage         circuit         • Voltage detection 3 (detection level of voltage detection 1 selectable)           Detection         Programmable I/O<br>ports         • Input-only: 1 pin<br>• CMOS I/O ports: 43, selectable pull-up resistor           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),<br>High-speed on-chip oscillator (with frequency adjustment function),<br>Low-speed on-chip oscillator (bit on chip oscillator)           No.         Prequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16           • Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69           • External: 9 sources: (INT x 5, key input x 4)           • Priority levels: 7 levels           Vatchdog Timer         • 1 channel           • Activation sources: 31           • Transfer controller)         • 1 channel           • Activation sources: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1           • Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 4-capture/compare registers) × 1           Timer RC         16 bits (with 4 capture/compare registers) × 2           Timer mo  | -                    | flash             |  |
| Detection         Programmable I/O         Input-only: 1 pin           70 Ports         Programmable I/O         Input-only: 1 pin           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),<br>High-speed on-chip oscillator (with on-chip feedback resistor),<br>Low-speed on-chip oscillator           • Oscillation stop detection: XIN clock oscillation stop detection function         • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16           • Low power consumption modes:         • Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           nterrupts         • Interrupt vectors: 69           • External: 9 sources (INT x 5, key input x 4)           • Priority levels: 7 levels           Vatchdog Timer         • 1 channel           • Low-speed on-chip oscillator for watchdog timer selectable           • Transfer Controller)         • 1 channel           • Cotivation sources: 31         • Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse with measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable one-shot generation mode, programmable wait one-<br>shot generation mode           Timer RD   |                      | -                 |  |
| ports         CMOS I/O ports: 43, selectable pull-up resistor           Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with on-chip dedback resistor),<br>High-speed on-chip oscillator (with frequency adjustment function),<br>Low-speed on-chip oscillator (with frequency adjustment function)           Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16         • Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69         • External: 9 sources (INT × 5, key input × 4)           • Priority levels: 7 levels         • Table Sources (INT × 5, key input × 4)           • Priority levels: 7 levels         • Interrupt vectors: 69           OTC (Data Transfer Controller)         • 1 d bits × 1 (with prescaler)           • Reset start selectable         • Low-speed on-chip oscillator for watchdog timer selectable           OTC (Data Transfer Controller)         • 1 d channel           • Activation sources: 31         • Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1           Timer RB         8 bits (with 8-bit prescaler) × 1           Timer RB         8 bits (with 4 capture/compare registers) × 1           Timer RC         16 bits (with 4 capture/compare registers) × 2           Timer RD         16 bits (with 4 capture/compare regis  | Voltage<br>Detection |                   | Voltage detection 3 (detection level of voltage detection 1 selectable)  |
| Clock         Clock generation<br>circuits         3 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),<br>High-speed on-chip oscillator           • Oscillation stop detection: XIN clock oscillation stop detection function         • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16           • Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator),<br>low-speed on-chip oscillator), wait mode, stop mode           nterrupts         • Interrupt vectors: 69<br>• External: 9 sources (INT × 5, key input × 4)           • Priority levels: 7 levels           Natchdog Timer         • 14 bits × 1 (with prescaler)           • Reset start selectable           • Low-speed on-chip oscillator for watchdog timer selectable           • DTC (Data Transfer Controller)         • 1 channel           • Activation sources: 31         • Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode           Timer RD         8 bits (with 4-capture/compare registers) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (puls capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output compare function), PWM mode<br>(output  | I/O Ports            | Programmable I/O  |  |
| circuits         High-speed on-chip oscillator (with frequency adjustment function),<br>Low-speed on-chip oscillator           • Oscillation stop detection: XIN clock oscillation stop detection function           • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16           • Low power consumption modes:<br>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           nterrupts         • Interrupt vectors: 69<br>• External: 9 sources (INT × 5, key input × 4)<br>• Priority levels: 7 levels           Watchdog Timer         • 14 bits x 1 (with prescaler)<br>• Reset start selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable           DTC (Data Transfer Controller)         • 1 channel<br>• Activation sources: 31<br>• Transfer modes: 2 (normal mode, repeat mode)           Timer         Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode           Timer RD         16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 5 pins), PWM 2 mode (PWM output compare function), PWM mode<br>(output to pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wa                                      |                      |                   |  |
| Low-speed on-chip oscillator           • Oscillation stop detection: XIN clock oscillation stop detection function           • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16           • Low power consumption modes:           Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69           • External: 9 sources (INT × 5, key input × 4)           • Priority levels: 7 levels           Watchdog Timer         • 14 bits × 1 (with prescaler)           • Reset start selectable           • Low-speed on-chip oscillator for watchdog timer selectable           • DTC (Data Transfer Controller)           • 1 channel           • Transfer mode: 22 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1           • Transfer mode: 22 (normal mode, repeat mode)           Timer RB         8 bits (with 8-bit prescaler) × 1           • Transfer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse witht measurement mode, pulse period measurement mode           • Bits (with 8-bit prescaler) × 1           • Timer RB         8 bits (with 8-bit prescaler) × 1           • Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode, input capt  | Clock                |                   |  |
| Oscillation stop detection: XIN clock oscillation stop detection function     Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16     Low power consumption modes:     Standard operating mode (high-speed clock, high-speed on-chip oscillator,     low-speed on-chip oscillator), wait mode, stop mode     Interrupts     Interrupt vectors: 69     External: 9 sources (INT × 5, key input × 4)     Priority levels: 7 levels Watchdog Timer     14 bits × 1 (with prescaler)     Reset start selectable     Low-speed on-chip oscillator for watchdog timer selectable     Use-speed on-chip oscillator for watchdog timer selectable     Transfer Controller)     1 channel     Activation sources: 31     Transfer mode: 2 (normal mode, repeat mode)  Fimer     Timer RA     8 bits (with 8-bit prescaler) × 1     Timer mode (period timer), pulse output mode (output level inverted every     period), event counter mode, pulse width measurement mode, pulse period     measurement mode      Timer RB     8 bits (with 8-bit prescaler) × 1     Timer mode (period timer), programmable waveform generation mode (PWM     output), programmable one-shot generation mode, programmable wait one-     shot generation mode      Timer RC     16 bits (with 4 capture/compare registers) × 1     Timer mode (output 3 pins), PWM2 mode (PWM output 2 pins)      Timer RE     8 bits (with 4 capture/compare registers) × 2     Timer mode (pupt 4 pins), PWM2 mode (output three-phase     waveforms (6 pins), sawtooth wave modulation), complementary PWM mode     (output three-phase waveforms (6 pins), triangular wave modulation), PWM     mode (PWM output 2 pins with fixed period)  |                      | circuits          |  |
| <ul> <li>Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16</li> <li>Low power consumption modes:<br/>Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br/>low-speed on-chip oscillator), wait mode, stop mode</li> <li>Interrupts</li> <li>Interrupt vectors: 69</li> <li>External: 9 sources (INT × 5, key input × 4)</li> <li>Priority levels: 7 levels</li> <li>Watchdog Timer</li> <li>14 bits × 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> <li>Dow-speed on-chip oscillator for watchdog timer selectable</li> <li>Dow-speed on-chip oscillator for watchdog timer selectable</li> <li>Cow-speed on-chip oscillator for watchdog timer selectable</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> <li>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode, programmable wait one-shot generation mode, pulse width mode, (output 3 pins), PWM2 mode (PWM output pin)</li> <li>Timer RD</li> <li>Timer RD</li> <li>16 bits (with 4 capture/compare registers) × 1<br/>Timer mode (input capture function, output compare function), PWM mode (output 4 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM2 mode (PWM output 2 pins with fixed period)</li> <li>Timer RE</li> </ul>   |                      |                   |  |
| Image: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode         Interrupts       Interrupt vectors: 69         External: 9 sources (INT × 5, key input × 4)         Priority levels: 7 levels         Watchdog Timer       • 14 bits × 1 (with prescaler)         Reset start selectable         • Low-speed on-chip oscillator for watchdog timer selectable         DTC (Data Transfer Controller)       • 1 channel         • Activation sources: 31         • Transfer modes: 2 (normal mode, repeat mode)         Timer RA       8 bits (with 8-bit prescaler) × 1         Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode         Timer RB       8 bits (with 8-bit prescaler) × 1         Timer RB       8 bits (with 4 capture/compare registers) × 1         Timer RC       16 bits (with 4 capture/compare registers) × 1         Timer RC       16 bits (with 4 capture/compare registers) × 1         Timer RD       16 bits (with 4 capture/function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2         Timer RD       16 bits (with 4 capture/function, output compare function), PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM   |                      |                   |  |
| Standard operating mode (high-speed clock, high-speed on-chip oscillator,<br>low-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69<br>• External: 9 sources (INT × 5, key input × 4)<br>• Priority levels: 7 levels           Watchdog Timer         • 14 bits × 1 (with prescaler)<br>• Reset start selectable<br>• Low-speed on-chip oscillator for watchdog timer selectable           DTC (Data Transfer Controller)         • 1 channel<br>• Activation sources: 31<br>• Transfer modes: 2 (normal mode, repeat mode)           Timer RA         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode           Timer RC         16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWM2<br>mode (PWM output 2 pins with fixed period)   |                      |                   |  |
| Iow-speed on-chip oscillator), wait mode, stop mode           Interrupts         • Interrupt vectors: 69           • External: 9 sources (INT × 5, key input × 4)           • Priority levels: 7 levels           Watchdog Timer         • 14 bits × 1 (with prescaler)           • Reset start selectable           • Low-speed on-chip oscillator for watchdog timer selectable           • DTC (Data Transfer Controller)           • 1 channel           • Activation sources: 31           • Transfer modes: 2 (normal mode, repeat mode)           Timer RA           * Bits (with 8-bit prescaler) × 1           Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode           Timer RB         8 bits (with 8-bit prescaler) × 1           Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode (Input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 1           Timer RD         16 bits (with 4 capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2           Timer RD         16 bits (with 4 capture function, output compare fun   |                      |                   |  |
| Interrupts       • Interrupt vectors: 69         • External: 9 sources (INT × 5, key input × 4)         • Priority levels: 7 levels         Watchdog Timer       • 14 bits × 1 (with prescaler)         • Reset start selectable         • Low-speed on-chip oscillator for watchdog timer selectable         • DTC (Data Transfer Controller)       • 1 channel         • Activation sources: 31         • Transfer modes: 2 (normal mode, repeat mode)         Timer       8 bits (with 8-bit prescaler) × 1         Timer RB       8 bits (with 8-bit prescaler) × 1         Timer RB       8 bits (with 8-bit prescaler) × 1         Timer RB       8 bits (with 8-bit prescaler) × 1         Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode (poutput), programmable one-shot generation mode, programmable wait one-shot generation mode (output 3 pins), PWM2 mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 1         Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (  |                      |                   |  |
| <ul> <li>External: 9 sources (INT × 5, key input × 4)</li> <li>Priority levels: 7 levels</li> <li>Watchdog Timer</li> <li>14 bits × 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> <li>DTC (Data Transfer Controller)</li> <li>1 channel</li> <li>Activation sources: 31</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> <li>8 bits (with 8-bit prescaler) × 1<br/>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</li> <li>Timer RB</li> <li>8 bits (with 8-bit prescaler) × 1<br/>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode</li> <li>Timer RC</li> <li>16 bits (with 4 capture/compare registers) × 1<br/>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)</li> <li>Timer RD</li> <li>16 bits (with 4 capture/compare registers) × 2<br/>Timer mode (input capture function, output compare function), PWM mode (output 4 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)</li> <li>Timer RE</li> </ul>  |                      |                   |  |
| Priority levels: 7 levels Watchdog Timer <ul> <li>14 bits × 1 (with prescaler)</li> <li>Reset start selectable</li> <li>Low-speed on-chip oscillator for watchdog timer selectable</li> </ul> <li>DTC (Data Transfer Controller)         <ul> <li>1 channel</li> <li>Activation sources: 31</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul> </li> <li>Timer RA         <ul> <li>8 bits (with 8-bit prescaler) × 1</li> <li>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</li> </ul> </li> <li>Timer RB         <ul> <li>8 bits (with 8-bit prescaler) × 1</li> <li>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</li> </ul> </li> <li>Timer RB         <ul> <li>8 bits (with 8-bit prescaler) × 1</li> <li>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode, programmable wait one-shot generation mode</li> <li>Timer RC</li> <li>16 bits (with 4 capture/compare registers) × 1</li> <li>Timer RD</li> <li>16 bits (with 4 capture/compare registers) × 2</li> <li>Timer mode (input capture function, output compare function), PWM mode (output 1 gins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWMS mode (PWM output 2 pins with fixed period)</li> <li>Timer RE</li> <li>8 bits × 1</li> </ul> </li>   | Interrupts           |                   |  |
| Watchdog Timer       • 14 bits x 1 (with prescaler)         • Reset start selectable       • Low-speed on-chip oscillator for watchdog timer selectable         DTC (Data Transfer Controller)       • 1 channel         • Transfer modes: 2 (normal mode, repeat mode)         Timer       Timer RA         8 bits (with 8-bit prescaler) x 1         Timer RB       8 bits (with 8-bit prescaler) x 1         Timer RB       8 bits (with 8-bit prescaler) x 1         Timer RB       8 bits (with 8-bit prescaler) x 1         Timer RB       8 bits (with 4 capture/compare registers) x 1         Timer RC       16 bits (with 4 capture/compare registers) x 1         Timer RD       16 bits (with 4 capture/compare registers) x 2         Timer mode (input capture function, output compare function), PWM mode (output 1 gins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) x 2         Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM2         Timer RE       8 bits x 1   |                      |                   |  |
| Reset start selectable     Low-speed on-chip oscillator for watchdog timer selectable     DTC (Data Transfer Controller)     1 channel     Activation sources: 31     Transfer modes: 2 (normal mode, repeat mode)      Timer RA     Timer RA     B bits (with 8-bit prescaler) × 1     Timer mode (period timer), pulse output mode (output level inverted every     period), event counter mode, pulse width measurement mode, pulse period     measurement mode     Timer RB     8 bits (with 8-bit prescaler) × 1     Timer mode (period timer), programmable waveform generation mode (PWM     output), programmable one-shot generation mode, programmable wait one-     shot generation mode     Timer RC     16 bits (with 4 capture/compare registers) × 1     Timer mode (input capture function, output compare function), PWM mode     (output 3 pins), PWM2 mode (PWM output pin)     Timer RD     16 bits (with 4 capture/compare registers) × 2     Timer mode (input capture function, output compare function), PWM mode     (output 6 pins), reset synchronous PWM mode (output three-phase     waveforms (6 pins), swtooth wave modulation), complementary PWM mode     (output three-phase waveforms (6 pins), triangular wave modulation), PWM3     mode (PWM output 2 pins with fixed period)  |                      |                   |  |
| Low-speed on-chip oscillator for watchdog timer selectable     1 channel     Activation sources: 31     Transfer modes: 2 (normal mode, repeat mode)     Timer RA     Timer RA     Timer RB     8 bits (with 8-bit prescaler) × 1     Timer mode (period timer), pulse output mode (output level inverted every     period), event counter mode, pulse width measurement mode, pulse period     measurement mode     Timer RB     8 bits (with 8-bit prescaler) × 1     Timer mode (period timer), programmable waveform generation mode (PWM     output), programmable one-shot generation mode, programmable wait one-     shot generation mode     Timer RC     16 bits (with 4 capture/compare registers) × 1     Timer mode (input capture function, output compare function), PWM mode     (output 3 pins), PWM2 mode (PWM output pin)     Timer RD     16 bits (with 4 capture/compare registers) × 2     Timer mode (input capture function, output compare function), PWM mode     (output 6 pins), reset synchronous PWM mode (output three-phase     waveforms (6 pins), triangular wave modulation), PWM3     mode (PWM output 2 pins with fixed period)     Timer RE  | Watchdog Time        | er                |  |
| DTC (Data Transfer Controller) <ul> <li>I channel</li> <li>Activation sources: 31</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> </ul> Timer       Timer RA       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode         Timer RB       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM mode (Output three-phase waveforms (6 pins), triangular wave modulation), PWM         Timer RE       8 bits x 1  |                      |                   |  |
| <ul> <li>Activation sources: 31</li> <li>Transfer modes: 2 (normal mode, repeat mode)</li> <li>Timer RA</li> <li>8 bits (with 8-bit prescaler) × 1<br/>Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode</li> <li>Timer RB</li> <li>8 bits (with 8-bit prescaler) × 1<br/>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode</li> <li>Timer RC</li> <li>16 bits (with 4 capture/compare registers) × 1<br/>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)</li> <li>Timer RD</li> <li>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), state of pins), triangular wave modulation), PWM2 mode (PWM output 2 pins with fixed period)</li> <li>Timer RE</li> </ul>   |                      |                   |  |
| • Transfer modes: 2 (normal mode, repeat mode)         Timer       Timer RA       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode         Timer RB       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWMS<br>mode (PWM output 2 pins with fixed period)         Timer RE       8 bits × 1  | DIC (Data Ira        | nster Controller) |  |
| Timer       Timer RA       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every<br>period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode         Timer RB       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWN<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWMS<br>mode (PWM output 2 pins with fixed period)         Timer RE       8 bits × 1   |                      |                   |  |
| Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode         Timer RB       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)         Timer RE       8 bits × 1  |                      |                   |  |
| period), event counter mode, pulse width measurement mode, pulse period<br>measurement mode           Timer RB         8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM<br>output), programmable one-shot generation mode, programmable wait one-<br>shot generation mode           Timer RC         16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWMS<br>mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1  | limer                | Timer RA          | 8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), pulse output mode (output level inverted every |
| Timer RB       8 bits (with 8-bit prescaler) × 1<br>Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)         Timer RE       8 bits × 1  |                      |                   |  |
| Timer RB       8 bits (with 8-bit prescaler) × 1         Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1         Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2         Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3         Timer RE       8 bits × 1  |                      |                   |  |
| Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode         Timer RC       16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)         Timer RE       8 bits × 1   |                      | Timer RB          |  |
| output), programmable one-shot generation mode, programmable wait one-shot generation mode           Timer RC         16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      |                   | Timer mode (period timer), programmable waveform generation mode (PWM)   |
| shot generation mode           Timer RC         16 bits (with 4 capture/compare registers) × 1<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      |                   |  |
| Timer RC       16 bits (with 4 capture/compare registers) × 1         Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)         Timer RD       16 bits (with 4 capture/compare registers) × 2         Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3         Timer RE       8 bits × 1  |                      |                   |  |
| (output 3 pins), PWM2 mode (PWM output pin)           Timer RD         16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      | Timer RC          | 16 bits (with 4 capture/compare registers) × 1   |
| Timer RD16 bits (with 4 capture/compare registers) × 2<br>Timer mode (input capture function, output compare function), PWM mode<br>(output 6 pins), reset synchronous PWM mode (output three-phase<br>waveforms (6 pins), sawtooth wave modulation), complementary PWM mode<br>(output three-phase waveforms (6 pins), triangular wave modulation), PWM3<br>mode (PWM output 2 pins with fixed period)Timer RE8 bits × 1  |                      |                   |  |
| (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      | Timer RD          | 16 bits (with 4 capture/compare registers) × 2   |
| waveforms (6 pins), sawtooth wave modulation), complementary PWM mode           (output three-phase waveforms (6 pins), triangular wave modulation), PWM3           mode (PWM output 2 pins with fixed period)           Timer RE         8 bits x 1   |                      |                   |  |
| (output three-phase waveforms (6 pins), triangular wave modulation), PWM3           mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      |                   |  |
| mode (PWM output 2 pins with fixed period)           Timer RE         8 bits × 1   |                      |                   | (output three-phase waveforms (6 pins), triangular wave modulation), PWM3                                      |
| Timer RE 8 bits × 1  |                      |                   |  |
| Output compare mode  |                      | Timer RE          | 8 bits x 1   |
|  |                      |                   | Output compare mode  |

| Table 1.7 | <b>Specifications for</b> | r R8C/34Z Group (1) |
|-----------|---------------------------|---------------------|
|           |                           |                     |

| 1 able 1.8                    | Specifications | or R8C/342 Group (2)   |  |  |
|-------------------------------|----------------|--|--|--|
| Item                          | Function       | Specification  |  |  |
| Serial<br>Interface           | UART0          | 1 channel<br>Clock synchronous serial I/O, UART  |  |  |
|                               | UART2          | 1 channel<br>Clock synchronous serial I/O, UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus),<br>multiprocessor communication function |  |  |
| Synchronous S                 | Serial         | 1 channel  |  |  |
| Communication                 | n Unit (SSU)   |  |  |  |
| LIN Module                    |                | Hardware LIN: 1 (timer RA, UART0)  |  |  |
| A/D Converter                 |                | 10-bit resolution $\times$ 12 channels, includes sample and hold function, with sweep mode   |  |  |
| Flash Memory                  |                | <ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>  |  |  |
|                               |                | <ul> <li>Programming and erasure endurance: 100 times (program ROM)</li> </ul>   |  |  |
|                               |                | <ul> <li>Program security: ROM code protect, ID code check</li> </ul>  |  |  |
|                               |                | <ul> <li>Debug functions: On-chip debug, on-board flash rewrite function</li> </ul>  |  |  |
| Operating Free                | uency/Supply   | f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)   |  |  |
| Voltage                       |                |  |  |  |
| Current Consu                 | mption         | Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)   |  |  |
| Operating Ambient Temperature |                | -40 to 85°C (J version)  |  |  |
| -                             | ·              | -40 to 125°C (K version) <sup>(1)</sup>  |  |  |
| Package                       |                | 48-pin LQFP  |  |  |
|                               |                | Package code: PLQP0048KB-A (previous code: 48P6Q-A)  |  |  |

| Table 1.8 | Specifications | for R8C/342  | Group   | (2) |
|-----------|----------------|--------------|---------|-----|
|           | specifications | 101 1100/342 | - Group | (4) |

Note:

1. Specify the K version if K version functions are to be used.



#### 1.2 Product List


Table 1.9 lists Product List for R8C/34W Group, Table 1.10 lists Product List for R8C/34X Group, Table 1.11 lists Product List for R8C/34Y Group, and Table 1.12 lists Product List for R8C/34Z Group.

| Table 1.9 | Product List for R8C/34W Group |
|-----------|--------------------------------|
|-----------|--------------------------------|

#### Current of Apr. 2010

| Part No.         | ROM Capacity |             | RAM        | Package Type | Remarks   |  |
|------------------|--------------|-------------|------------|--------------|-----------|--|
| Fait NO.         | Program ROM  | Data flash  | Capacity   | Fackage Type | Remains   |  |
| R5F21346WJFP (D) | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0048KB-A | J version |  |
| R5F21347WJFP (D) | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes   | PLQP0048KB-A |           |  |
| R5F21348WJFP (D) | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes   | PLQP0048KB-A |           |  |
| R5F2134AWJFP (D) | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes   | PLQP0048KB-A |           |  |
| R5F2134CWJFP (D) | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes  | PLQP0048KB-A |           |  |
| R5F21346WKFP (D) | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0048KB-A | K version |  |
| R5F21347WKFP (D) | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes   | PLQP0048KB-A |           |  |
| R5F21348WKFP (D) | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes   | PLQP0048KB-A |           |  |
| R5F2134AWKFP (D) | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes   | PLQP0048KB-A |           |  |
| R5F2134CWKFP (D) | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes  | PLQP0048KB-A |           |  |

(D): Under development





Part Number, Memory Size, and Package of R8C/34W Group



|                  |                             | -            |              | -         |
|------------------|-----------------------------|--------------|--------------|-----------|
| Part No.         | ROM Capacity<br>Program ROM | RAM Capacity | Package Type | Remarks   |
|                  |                             |              |              |           |
| R5F21346XJFP (D) | 32 Kbytes                   | 2.5 Kbytes   | PLQP0048KB-A | J version |
| R5F21347XJFP (D) | 48 Kbytes                   | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348XJFP (D) | 64 Kbytes                   | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AXJFP (D) | 96 Kbytes                   | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CXJFP (D) | 128 Kbytes                  | 10 Kbytes    | PLQP0048KB-A |           |
| R5F21346XKFP (D) | 32 Kbytes                   | 2.5 Kbytes   | PLQP0048KB-A | K version |
| R5F21347XKFP (D) | 48 Kbytes                   | 4 Kbytes     | PLQP0048KB-A |           |
| R5F21348XKFP (D) | 64 Kbytes                   | 6 Kbytes     | PLQP0048KB-A |           |
| R5F2134AXKFP (D) | 96 Kbytes                   | 8 Kbytes     | PLQP0048KB-A |           |
| R5F2134CXKFP (D) | 128 Kbytes                  | 10 Kbytes    | PLQP0048KB-A |           |

#### Table 1.10 Product List for R8C/34X Group

#### Current of Apr. 2010

1. Overview

(D): Under development




Figure 1.2 Part Number, Memory Size, and Package of R8C/34X Group



| Part No.         | ROM Capacity |             | RAM        | Package Type | Remarks   |
|------------------|--------------|-------------|------------|--------------|-----------|
| Fait NO.         | Program ROM  | Data flash  | Capacity   | Fackage Type | itemarks  |
| R5F21346YJFP (D) | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0048KB-A | J version |
| R5F21347YJFP (D) | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes   | PLQP0048KB-A |           |
| R5F21348YJFP (D) | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes   | PLQP0048KB-A |           |
| R5F2134AYJFP (D) | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes   | PLQP0048KB-A |           |
| R5F2134CYJFP (D) | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes  | PLQP0048KB-A |           |
| R5F21346YKFP (D) | 32 Kbytes    | 1 Kbyte × 4 | 2.5 Kbytes | PLQP0048KB-A | K version |
| R5F21347YKFP (D) | 48 Kbytes    | 1 Kbyte × 4 | 4 Kbytes   | PLQP0048KB-A |           |
| R5F21348YKFP (D) | 64 Kbytes    | 1 Kbyte × 4 | 6 Kbytes   | PLQP0048KB-A |           |
| R5F2134AYKFP (D) | 96 Kbytes    | 1 Kbyte × 4 | 8 Kbytes   | PLQP0048KB-A |           |
| R5F2134CYKFP (D) | 128 Kbytes   | 1 Kbyte × 4 | 10 Kbytes  | PLQP0048KB-A |           |

#### Table 1.11 Product List for R8C/34Y Group

(D): Under development




Figure 1.3 Part Number, Memory Size, and Package of R8C/34Y Group



Current of Apr. 2010

|                  |              | -              |               | -         |
|------------------|--------------|----------------|---------------|-----------|
| Part No.         | ROM Capacity | RAM Capacity   | Package Type  | Remarks   |
| i arrivo.        | Program ROM  | To an Oupdoily | r dokuge rype | Romanto   |
| R5F21346ZJFP (D) | 32 Kbytes    | 2.5 Kbytes     | PLQP0048KB-A  | J version |
| R5F21347ZJFP (D) | 48 Kbytes    | 4 Kbytes       | PLQP0048KB-A  |           |
| R5F21348ZJFP (D) | 64 Kbytes    | 6 Kbytes       | PLQP0048KB-A  |           |
| R5F2134AZJFP (D) | 96 Kbytes    | 8 Kbytes       | PLQP0048KB-A  |           |
| R5F2134CZJFP (D) | 128 Kbytes   | 10 Kbytes      | PLQP0048KB-A  |           |
| R5F21346ZKFP (D) | 32 Kbytes    | 2.5 Kbytes     | PLQP0048KB-A  | K version |
| R5F21347ZKFP (D) | 48 Kbytes    | 4 Kbytes       | PLQP0048KB-A  |           |
| R5F21348ZKFP (D) | 64 Kbytes    | 6 Kbytes       | PLQP0048KB-A  |           |
| R5F2134AZKFP (D) | 96 Kbytes    | 8 Kbytes       | PLQP0048KB-A  |           |
| R5F2134CZKFP (D) | 128 Kbytes   | 10 Kbytes      | PLQP0048KB-A  |           |

#### Table 1.12 Product List for R8C/34Z Group

#### Current of Apr. 2010

1. Overview

(D): Under development




Figure 1.4 Part Number, Memory Size, and Package of R8C/34Z Group




Under development Preliminary document Specifications in this document are tentative and subject to change.

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

#### 1.3 Block Diagram

Figure 1.5 shows a Block Diagram.






Under development Preliminary document Specifications in this document are tentative and subject to change.

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

#### 1.4 Pin Assignment

Figure 1.6 shows Pin Assignment (Top View). Tables 1.13 and 1.14 outline the Pin Name Information by Pin Number.



|               |             |      |             |                    | I/O Pin Functions for                  | Peripheral Modules        | 5                            |   |
|---------------|-------------|------|-------------|--------------------|--|---------------------------|------------------------------|---|
| Pin<br>Number | Control Pin | Port | Interrupt   | Timer              | Serial Interface                       | SSU                       | CAN<br>Module <sup>(2)</sup> | A/D Converter<br>Voltage Detection<br>Circuit |
| 1             |             | P3_5 |             |                    | (CLK2) <sup>(1)</sup>                  | SSCK                      |                              |   |
| 2             |             | P3_3 | INT3        |                    | CTS2/RTS2                              | (SSI) <sup>(1)</sup> /SCS |                              |   |
| 3             |             | P3_4 |             |                    | (TXD2)/(SDA2)/<br>(RXD2)/(SCL2)<br>(1) | SSI/(SCS) <sup>(1)</sup>  |                              |   |
| 4             | MODE        |      |             |                    |  |                           |                              |   |
| 5             |             | P4_3 |             |                    |  |                           |                              |   |
| 6             |             | P4_4 |             |                    |  |                           |                              |   |
| 7             | RESET       |      |             |                    |  |                           |                              |   |
| 8             | XOUT        | P4_7 |             |                    |  |                           |                              |   |
| 9             | VSS/AVSS    |      |             |                    |  |                           |                              |   |
| 10            | XIN         | P4_6 |             |                    |  |                           |                              |   |
| 11            | VCC/AVCC    |      |             |                    |  |                           |                              |   |
| 12            |             | P2_7 |             | TRDIOD1            |  |                           |                              |   |
| 13            |             | P2_6 |             | TRDIOC1            |  |                           |                              |   |
| 14            |             | P2_5 |             | TRDIOB1            |  |                           |                              |   |
| 15            |             | P2_4 |             | TRDIOA1            |  |                           |                              |   |
| 16            |             | P2_3 |             | TRDIOD0            |  |                           |                              |   |
| 17            |             | P2_2 |             | TRDIOC0            |  |                           |                              |   |
| 18            |             | P2_1 |             | TRDIOB0            |  |                           |                              |   |
| 19            |             | P2_0 |             | TRDIOA0/<br>TRDCLK |  |                           |                              |   |
| 20            |             | P1_7 | INT1        | (TRAIO)<br>(1)     |  |                           |                              |   |
| 21            |             | P1_6 |             |                    | CLK0                                   |                           |                              |   |
| 22            |             | P1_5 | INT1 (1)    | (TRAIO)<br>(1)     | RXD0                                   |                           |                              |   |
| 23            |             | P1_4 |             | TRCCLK             | TXD0                                   |                           |                              |   |
| 24            |             | P1_3 | KI3         | TRBO               |  |                           |                              | AN11  |
| 25            |             | P4_5 | <b>INTO</b> |                    |  |                           |                              | ADTRG   |
| 26            |             | P6_6 | INT2        | TRCIOC             | (TXD2)/(SDA2)<br>(1)                   |                           |                              |   |

 Table 1.13
 Pin Name Information by Pin Number (1)

Notes:

1. This can be assigned to the pin in parentheses by a program.

2. Only for the R8C/34W Group and R8C/34X Group.


REJ03B0312-0010 Rev.0.10 Apr 09, 2010

|               |             |      |           |                   | I/O Pin Functions                      | for Peripheral Module | es                           |   |
|---------------|-------------|------|-----------|-------------------|--|-----------------------|------------------------------|---|
| Pin<br>Number | Control Pin | Port | Interrupt | Timer             | Serial Interface                       | SSU                   | CAN<br>Module <sup>(2)</sup> | A/D Converter<br>Voltage Detection<br>Circuit |
| 27            |             | P6_7 | INT3 (1)  | TRCIOD            | (RXD2)/(SCL2)<br>(1)                   |                       |                              |   |
| 28            |             | P1_2 | KI2       | TRCIOB            |  |                       |                              | AN10  |
| 29            |             | P1_1 | KI1       | TRCIOA/<br>TRCTRG |  |                       |                              | AN9   |
| 30            |             | P1_0 | KIO       |                   |  |                       |                              | AN8   |
| 31            |             | P3_1 |           | (TRBO)<br>(1)     |  |                       |                              |   |
| 32            |             | P3_0 |           | (TRAO)<br>(1)     |  |                       |                              |   |
| 33            |             | P6_5 | INT4      |                   | (CLK2) <sup>(1)</sup>                  |                       |                              |   |
| 34            |             | P6_4 |           |                   |  |                       |                              |   |
| 35            |             | P6_3 |           |                   |  |                       |                              |   |
| 36            |             | P0_7 |           |                   |  |                       |                              | AN0   |
| 37            |             | P0_6 |           |                   |  |                       |                              | AN1   |
| 38            |             | P0_5 |           |                   |  |                       |                              | AN2   |
| 39            |             | P0_4 |           | TREO              |  |                       |                              | AN3   |
| 40            |             | P4_2 |           |                   |  |                       |                              | VREF  |
| 41            |             | P6_0 |           | (TREO)<br>(1)     |  |                       |                              |   |
| 42            |             | P6_2 |           |                   |  |                       | CRX0 <sup>(2)</sup>          |   |
| 43            |             | P6_1 |           |                   |  |                       | CTX0 (2)                     |   |
| 44            |             | P0_3 |           |                   |  |                       |                              | AN4   |
| 45            |             | P0_2 |           |                   |  |                       |                              | AN5   |
| 46            |             | P0_1 |           |                   |  |                       |                              | AN6   |
| 47            |             | P0_0 |           |                   |  |                       |                              | AN7   |
| 48            |             | P3_7 |           | (TRAO)<br>(1)     | (TXD2)/(SDA2)/<br>(RXD2)/(SCL2)<br>(1) | SSO                   |                              |   |

Table 1.14 Pin Name Information by Pin Number (2)

Notes:

This can be assigned to the pin in parentheses by a program.
 Only for the R8C/34W Group and R8C/34X Group.





1. Overview

#### 1.5 Pin Functions

Tables 1.15 and 1.16 list Pin Functions.

| Item                         | Pin Name  | I/O Type | Description  |
|------------------------------|---|----------|--|
| Power supply input           | VCC, VSS  | _        | Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.   |
| Analog power<br>supply input | AVCC, AVSS  | -        | Power supply for the A/D converter.<br>Connect a capacitor between AVCC and AVSS.  |
| Reset input                  | RESET   | I        | Input "L" on this pin resets the MCU.  |
| MODE                         | MODE  | I        | Connect this pin to VCC via a resistor.  |
| XIN clock input              | XIN   | Ι        | These pins are provided for XIN clock generation circuit I/O.<br>Connect a ceramic resonator or a crystal oscillator between |
| XIN clock output             | XOUT  | I/O      | the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.        |
| INT interrupt input          | INT0 to INT4  | I        | INT interrupt input pins.  |
| Key input interrupt          | KI0 to KI3  | I        | Key input interrupt input pins   |
| Timer RA                     | TRAIO   | I/O      | Timer RA I/O pin   |
|                              | TRAO  | 0        | Timer RA output pin  |
| Timer RB                     | TRBO  | 0        | Timer RB output pin  |
| Timer RC                     | TRCCLK  | I        | External clock input pin   |
|                              | TRCTRG  | I        | External trigger input pin   |
|                              | TRCIOA, TRCIOB,<br>TRCIOC, TRCIOD   | I/O      | Timer RC I/O pins  |
| Timer RD                     | TRDIOA0, TRDIOA1,<br>TRDIOB0, TRDIOB1,<br>TRDIOC0, TRDIOC1,<br>TRDIOD0, TRDIOD1 | I/O      | Timer RD I/O pins  |
|                              | TRDCLK  | I        | External clock input pin   |
| Timer RE                     | TREO  | 0        | Divided clock output pin   |
| Serial interface             | CLK0, CLK2  | I/O      | Transfer clock I/O pins  |
|                              | RXD0, RXD2  | I        | Serial data input pins   |
|                              | TXD0, TXD2  | 0        | Serial data output pins  |
|                              | CTS2  | I        | Transmission control input pin   |
|                              | RTS2  | 0        | Reception control output pin   |
|                              | SCL2  | I/O      | I <sup>2</sup> C mode clock I/O pin  |
|                              | SDA2  | I/O      | I <sup>2</sup> C mode data I/O pin   |
| SSU                          | SSI   | I/O      | Data I/O pin   |
|                              | SCS   | I/O      | Chip-select signal I/O pin   |
|                              | SSCK  | I/O      | Clock I/O pin  |
|                              | SSO   | I/O      | Data I/O pin   |

I: Input O: Output I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

| Table 1.16 | Pin Functions (2) |
|------------|-------------------|
|------------|-------------------|

| Item                    | Pin Name   | I/O Type                           | Description  |
|-------------------------|--|------------------------------------|--|
| CAN module              | CRX0 <sup>(1)</sup>  | I                                  | CAN data input pin   |
|                         | CTX0 <sup>(1)</sup>  | 0                                  | CAN data output pin  |
| Reference voltage input | VREF   | I                                  | Reference voltage input pin to A/D converter   |
|                         |  | Analog input pins to A/D converter |  |
|                         | ADTRG  | I                                  | AD external trigger input pin  |
| I/O port                | P0_0 to P0_7,<br>P1_0 to P1_7,<br>P2_0 to P2_7,<br>P3_0 to P3_1,<br>P3_3 to P3_5, P3_7,<br>P4_3 to P4_7,<br>P6_0 to P6_7 | I/O                                | CMOS I/O ports. Each port has an I/O select direction<br>register, allowing each pin in the port to be directed for input<br>or output individually.<br>Any port set to input can be set to use a pull-up resistor or not<br>by a program. |
| Input port              | P4_2   | I                                  | Input-only ports   |

I: Input O: Output I/O: Input and output

Note:


1. Only in the R8C/34W Group and R8C/34X Group.



# 2. Central Processing Unit (CPU)

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.



REJ03B0312-0010 Rev.0.10 Apr 09, 2010

# 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

# 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

# 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

# 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

# 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

# 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

# 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

# 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

# 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

# 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

# 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

#### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



# 3. Memory

#### 3.1 R8C/34W Group

Figure 3.1 is a Memory Map of R8C/34W Group. The R8C/34W Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/34W Group

#### 3.2 R8C/34X Group

Figure 3.2 is a Memory Map of R8C/34X Group. The R8C/34X Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the CAN, DTC, and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2

Memory Map of R8C/34X Group

REJ03B0312-0010 Rev.0.10 Apr 09, 2010



Figure 3.3 is a Memory Map of R8C/34Y Group. The R8C/34Y Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.3 Memory Map of R8C/34Y Group

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

#### 3.4 R8C/34Z Group

Figure 3.4 is a Memory Map of R8C/34Z Group. The R8C/34Z Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 4-Kbyte internal RAM area is allocated addresses 00400h to 013FFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.4

Memory Map of R8C/34Z Group



#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.17 list the special function registers. Table 4.18 lists the ID Code Areas and Option Function Select Area.

| Address | Register   | Symbol   | After reset                                    |
|---------|--|----------|--|
| 0000h   |  |          |  |
| 0001h   |  |          |  |
| 0002h   |  |          |  |
| 0003h   |  |          |  |
| 0004h   | Processor Mode Register 0  | PM0      | 00h  |
| 0005h   | Processor Mode Register 1  | PM1      | 00h  |
| 0006h   | System Clock Control Register 0  | CM0      | 00101000b                                      |
| 0007h   | System Clock Control Register 1  | CM1      | 0010000b                                       |
| 0008h   | Module Standby Control Register  | MSTCR    | 00h  |
| 0009h   | System Clock Control Register 3  | CM3      | 00h  |
| 000Ah   | Protect Register   | PRCR     | 00h  |
| 000Bh   | Reset Source Determination Register  | RSTFR    | 0XXXXXXXb <sup>(2)</sup>                       |
| 000Ch   | Oscillation Stop Detection Register  | OCD      | 00000100b                                      |
| 000Dh   | Watchdog Timer Reset Register  | WDTR     | XXh  |
| 000Eh   | Watchdog Timer Start Register  | WDTS     | XXh  |
| 000Fh   | Watchdog Timer Control Register  | WDTC     | 00111111b                                      |
| 0010h   |  |          |  |
| 0011h   |  |          |  |
| 0012h   |  |          |  |
| 0013h   |  |          |  |
| 0014h   |  |          |  |
| 0015h   | High-Speed On-Chip Oscillator Control Register 7   | FRA7     | When shipping                                  |
| 0016h   |  |          |  |
| 0017h   |  |          |  |
| 0018h   |  |          |  |
| 0019h   |  |          |  |
| 001Ah   |  |          |  |
| 001Bh   |  |          |  |
| 001Ch   | Count Source Protection Mode Register  | CSPR     | 00h<br>10000000b <sup>(3)</sup>                |
| 001Dh   |  |          |  |
| 001Eh   |  |          |  |
| 001Fh   |  |          |  |
| 0020h   |  |          |  |
| 0021h   |  |          |  |
| 0022h   |  |          |  |
| 0023h   | High-Speed On-Chip Oscillator Control Register 0   | FRA0     | 00h  |
| 0024h   | High-Speed On-Chip Oscillator Control Register 1   | FRA1     | When shipping                                  |
| 0025h   | High-Speed On-Chip Oscillator Control Register 2   | FRA2     | 00h  |
| 0026h   | On-Chip Reference Voltage Control Register   | OCVREFCR | 00h  |
| 0027h   |  |          |  |
| 0028h   |  |          |  |
| 0029h   | High-Speed On-Chip Oscillator Control Register 4   | FRA4     | When Shipping                                  |
| 002Ah   | High-Speed On-Chip Oscillator Control Register 5   | FRA5     | When Shipping                                  |
| 002Bh   | High-Speed On-Chip Oscillator Control Register 6   | FRA6     | When Shipping                                  |
| 002Ch   |  |          |  |
| 002Dh   |  |          |  |
| 002Eh   |  |          |  |
| 002Fh   | High-Speed On-Chip Oscillator Control Register 3   | FRA3     | When shipping                                  |
| 0030h   | Voltage Monitor Circuit Control Register   | CMPA     | 00h  |
| 0031h   | Voltage Monitor Circuit Edge Select Register   | VCAC     | 00h  |
| 0032h   |  |          |  |
| 0033h   | Voltage Detect Register 1  | VCA1     | 00001000b                                      |
| 0034h   | Voltage Detect Register 2  | VCA2     | 00h <sup>(4)</sup><br>00100000b <sup>(5)</sup> |
| 0035h   |  |          |  |
| 0036h   | Voltage Detection 1 Level Select Register  | VD1LS    | 00000111b                                      |
| 0037h   |  |          |  |
| 0038h   | Voltage Monitor 0 Circuit Control Register   | VW0C     | 1100X010b <sup>(4)</sup>                       |
|         | the second s |          | 1100X010b ( <sup>5</sup> )                     |
|         |  |          |  |

| Table 4.1 SFR Information (1) (1 | Table 4.1 | SFR Information ( | 1) (1) |
|----------------------------------|-----------|-------------------|--------|
|----------------------------------|-----------|-------------------|--------|

X: Undefined Notes:

The blank areas are reserved and cannot be accessed by users. 1.

The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer reset does not affect this bit. 2.

The CSPROINI bit in the OFS register is set to 0. 3.

The LVDAS bit in the OFS register is set to 1. 4.

5. The LVDAS bit in the OFS register is set to 0.

| Address        | Porietor   | Symbol         | After reset            |
|----------------|--|----------------|------------------------|
| 003Ah          | Register Voltage Monitor 2 Circuit Control Register  | Symbol<br>VW2C | 10000010b              |
| 003An          |  | 11120          | 100000105              |
| 003Ch          |  |                |                        |
| 003Dh          |  |                |                        |
| 003Eh          |  |                |                        |
| 003Fh          |  |                |                        |
| 0040h          |  |                |                        |
| 0041h          | Flash Memory Ready Interrupt Control Register  | FMRDYIC        | XXXXX000b              |
| 0042h          |  |                |                        |
| 0043h          |  |                |                        |
| 0044h          |  |                |                        |
| 0045h          |  |                |                        |
| 0046h          | INT4 Interrupt Control Register  | INT4IC         | XX00X000b              |
| 0047h          | Timer RC Interrupt Control Register  | TRCIC          | XXXXX000b              |
| 0048h          | Timer RD0 Interrupt Control Register   | TRDOIC         | XXXXX000b              |
| 0049h          | Timer RD1 Interrupt Control Register   | TRD1IC         | XXXXX000b              |
| 004Ah          | Timer RE Interrupt Control Register  | TREIC          | XXXXX000b              |
| 004Bh<br>004Ch | UART2 Transmit Interrupt Control Register UART2 Receive Interrupt Control Register                   | S2TIC          | XXXXX000b              |
|                |  | S2RIC          | XXXXX000b              |
| 004Dh          | Key Input Interrupt Control Register   | KUPIC<br>ADIC  | XXXXX000b              |
| 004Eh<br>004Fh | A/D Conversion Interrupt Control Register<br>SSU Interrupt Control Register                          | SSUIC          | XXXXX000b<br>XXXXX000b |
| 004Fh<br>0050h |  | 33010          | ~~~~~UUUD              |
| 0050h          | UART0 Transmit Interrupt Control Register  | SOTIC          | XXXXX000b              |
| 0051h          | UARTO Receive Interrupt Control Register   | SORIC          | XXXXX000b              |
| 0052h          | Charles Receive Interrupt Control Register   | SURIC          |                        |
| 0053h          | 1  |                |                        |
| 0055h          | INT2 Interrupt Control Register  | INT2IC         | XX00X000b              |
| 0056h          | Timer RA Interrupt Control Register  | TRAIC          | XXXXX000b              |
| 0057h          |  |                |                        |
| 0058h          | Timer RB Interrupt Control Register  | TRBIC          | XXXXX000b              |
| 0059h          | INT1 Interrupt Control Register  | INT1IC         | XX00X000b              |
| 005Ah          | INT3 Interrupt Control Register  | INT3IC         | XX00X000b              |
| 005Bh          |  |                |                        |
| 005Ch          |  |                |                        |
| 005Dh          | INT0 Interrupt Control Register  | INTOIC         | XX00X000b              |
| 005Eh          | UART2 Bus Collision Detection Interrupt Control Register   | U2BCNIC        | XXXXX000b              |
| 005Fh          |  |                |                        |
| 0060h          |  |                |                        |
| 0061h          |  |                |                        |
| 0062h          |  |                |                        |
| 0063h          |  |                |                        |
| 0064h          |  |                |                        |
| 0065h          |  |                |                        |
| 0066h          |  |                |                        |
| 0067h          |  |                |                        |
| 0068h          |  |                |                        |
| 0069h          |  |                |                        |
| 006Ah<br>006Bh |  |                |                        |
| 006Bh          | CAN0 Successful Reception Interrupt Control Register   | CORIC          | XXXXX000b              |
| 006Ch<br>006Dh |  | COTIC          |                        |
| 006Eh          | CAN0 Successful Transmission Interrupt Control Register CAN0 Receive FIFO Interrupt Control Register | COFRIC         | XXXXX000b              |
| 006Eh          | CANO Transmit FIFO Interrupt Control Register  | COFTIC         | XXXXX000b              |
| 000Ffi         | CANO Fror Interrupt Control Register   | COEIC          | XXXXX000b              |
| 0070h          | CANO Wake-up Interrupt Control Register  | COWIC          | XXXXX000b              |
| 0071h          | Voltage Monitor 1 Level Interrupt Control Register   | VCMP1IC        | XXXXX000b              |
| 0072h          | Voltage Monitor 2 Level Interrupt Control Register   | VCMP2IC        | XXXXX000b              |
| 0074h          |  |                |                        |
| 0075h          |  |                |                        |
| 0076h          |  | l l            | Ī                      |
| 0077h          |  | 1              | Ī                      |
| 0078h          |  |                |                        |
| 0079h          |  |                |                        |
| 007Ah          |  |                |                        |
| 007Bh          |  |                |                        |
| 007Ch          |  |                |                        |
| 007Dh          |  |                |                        |
| 007Eh          |  |                |                        |
| 007Fh          |  |                |                        |
| K Undefined    |  |                |                        |

#### Table 4.2 SFR Information (2)<sup>(1)</sup>

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

| Addroop        | Bogistor                                      | Symbol  | After recet |
|----------------|---|---------|-------------|
| Address        | Register                                      | Symbol  | After reset |
| 0080h          | DTC Activation Control Register               | DTCTL   | 00h         |
| 0081h          |   |         |             |
| 0082h          |   |         |             |
| 0083h          |   |         |             |
| 0084h          |   |         |             |
| 0085h          |   |         |             |
| 0086h          |   |         |             |
| 0087h          |   |         |             |
| 0088h          | DTC Activation Enable Register 0              | DTCEN0  | 00h         |
| 0089h          | DTC Activation Enable Register 0              | DTCEN1  | 00h         |
|                |   |         |             |
| 008Ah          | DTC Activation Enable Register 2              | DTCEN2  | 00h         |
| 008Bh          | DTC Activation Enable Register 3              | DTCEN3  | 00h         |
| 008Ch          | DTC Activation Enable Register 4              | DTCEN4  | 00h         |
| 008Dh          | DTC Activation Enable Register 5              | DTCEN5  | 00h         |
| 008Eh          | DTC Activation Enable Register 6              | DTCEN6  | 00h         |
| 008Fh          |   |         |             |
| 0090h          |   |         |             |
| 0091h          |   |         |             |
| 0092h          |   | 1       | 1 1         |
| 0093h          |   |         |             |
|                |   |         |             |
| 0094h          |   |         | ļ           |
| 0095h          |   |         |             |
| 0096h          |   |         |             |
| 0097h          |   |         |             |
| 0098h          |   |         |             |
| 0099h          |   |         |             |
| 009Ah          |   |         |             |
| 009Bh          |   |         |             |
| 009Ch          |   |         | -           |
|                |   |         |             |
| 009Dh          |   |         |             |
| 009Eh          |   |         |             |
| 009Fh          |   |         |             |
| 00A0h          | UART0 Transmit/Receive Mode Register          | U0MR    | 00h         |
| 00A1h          | UART0 Bit Rate Register                       | U0BRG   | XXh         |
| 00A2h          | UART0 Transmit Buffer Register                | U0TB    | XXh         |
| 00A3h          | 1 °   |         | XXh         |
| 00A4h          | UART0 Transmit/Receive Control Register 0     | U0C0    | 00001000b   |
| 00A5h          | UARTO Transmit/Receive Control Register 1     | U0C1    | 00000010b   |
| 00A6h          | UARTO Receive Buffer Register                 | UORB    | XXh         |
| 00A0h          |   | UUIND   | XXh         |
|                | LIADTO Terrere si lu De si e Maria De si eter | LIAME   |             |
| 00A8h          | UART2 Transmit/Receive Mode Register          | U2MR    | 00h         |
| 00A9h          | UART2 Bit Rate Register                       | U2BRG   | XXh         |
| 00AAh          | UART2 Transmit Buffer Register                | U2TB    | XXh         |
| 00ABh          |   |         | XXh         |
| 00ACh          | UART2 Transmit/Receive Control Register 0     | U2C0    | 00001000b   |
| 00ADh          | UART2 Transmit/Receive Control Register 1     | U2C1    | 00000010b   |
| 00AEh          | UART2 Receive Buffer Register                 | U2RB    | XXh         |
| 00AFh          |   |         | XXh         |
| 00Ann<br>00B0h | UART2 Digital Filter Function Select Register | URXDF   | 00h         |
| 00B0N          |   | UNADE   | 0011        |
|                |   |         | <u> </u>    |
| 00B2h          |   |         | 1           |
| 00B3h          |   |         |             |
| 00B4h          |   |         |             |
| 00B5h          |   |         |             |
| 00B6h          |   |         | 1           |
| 00B7h          |   | 1       | 1 1         |
| 00B8h          |   |         | +           |
| 00B9h          |   |         | +           |
|                |   |         | <u> </u>    |
| 00BAh          | LUADTO On seis Marka Descistor 5              | LICOMPE | 0.01        |
| 00BBh          | UART2 Special Mode Register 5                 | U2SMR5  | 00h         |
| 00BCh          | UART2 Special Mode Register 4                 | U2SMR4  | 00h         |
| 00BDh          | UART2 Special Mode Register 3                 | U2SMR3  | 000X0X0Xb   |
| 00BEh          | UART2 Special Mode Register 2                 | U2SMR2  | X000000b    |
| 00BFh          | UART2 Special Mode Register                   | U2SMR   | X000000b    |
| ·              |   |         | 1           |

#### Table 4.3SFR Information (3) (1)

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

| Table 4.4      | SFR Information (4) <sup>(1)</sup>          |                  |                  |
|----------------|---|------------------|------------------|
| Address        | Register                                    | Symbol           | After reset      |
| 00C0h          | A/D Register 0                              | AD0              | XXh              |
| 00C1h          |   |                  | 000000XXb        |
| 00C2h          | A/D Register 1                              | AD1              | XXh              |
| 00C3h          | A/D Desister 2                              | 4.52             | 000000XXb        |
| 00C4h<br>00C5h | A/D Register 2                              | AD2              | XXh<br>000000XXb |
| 00C6h          | A/D Register 3                              | AD3              | XXh              |
| 00C7h          |   | AB6              | 000000XXb        |
| 00C8h          | A/D Register 4                              | AD4              | XXh              |
| 00C9h          |   |                  | 000000XXb        |
| 00CAh          | A/D Register 5                              | AD5              | XXh              |
| 00CBh          |   |                  | 000000XXb        |
| 00CCh          | A/D Register 6                              | AD6              | XXh              |
| 00CDh<br>00CEh | A/D Register 7                              | AD7              | 000000XXb<br>XXh |
| 00CFh          |   | 707              | 000000XXb        |
| 00D0h          |   |                  | 000000000        |
| 00D1h          |   |                  |                  |
| 00D2h          |   |                  |                  |
| 00D3h          |   |                  |                  |
| 00D4h          | A/D Mode Register                           | ADMOD            | 00h              |
| 00D5h          | A/D Input Select Register                   | ADINSEL          | 1100000b         |
| 00D6h<br>00D7h | A/D Control Register 0                      | ADCON0<br>ADCON1 | 00h<br>00h       |
| 00D7h<br>00D8h | A/D Control Register 1                      | ADCONT           | 0011             |
| 00D8h          |   |                  |                  |
| 00DAh          |   |                  |                  |
| 00DBh          |   |                  |                  |
| 00DCh          |   |                  |                  |
| 00DDh          |   |                  |                  |
| 00DEh          |   |                  |                  |
| 00DFh          |   |                  |                  |
| 00E0h<br>00E1h | Port P0 Register                            | P0<br>P1         | XXh<br>XXh       |
| 00E1h          | Port P1 Register Port P0 Direction Register | PD0              | 00h              |
| 00E3h          | Port P1 Direction Register                  | PD1              | 00h              |
| 00E4h          | Port P2 Register                            | P2               | XXh              |
| 00E5h          | Port P3 Register                            | P3               | XXh              |
| 00E6h          | Port P2 Direction Register                  | PD2              | 00h              |
| 00E7h          | Port P3 Direction Register                  | PD3              | 00h              |
| 00E8h          | Port P4 Register                            | P4               | XXh              |
| 00E9h          |   |                  |                  |
| 00EAh          | Port P4 Direction Register                  | PD4              | 00h              |
| 00EBh<br>00ECh | Port P6 Register                            | P6               | XXh              |
| 00EDh          |   | 10               |                  |
| 00EEh          | Port P6 Direction Register                  | PD6              | 00h              |
| 00EFh          |   |                  |                  |
| 00F0h          |   |                  |                  |
| 00F1h          |   |                  |                  |
| 00F2h          |   |                  |                  |
| 00F3h          |   |                  |                  |
| 00F4h          |   |                  |                  |
| 00F5h<br>00F6h |   |                  |                  |
| 00F6h          |   |                  |                  |
| 00F7h          |   |                  |                  |
| 00F9h          |   |                  |                  |
| 00FAh          |   |                  |                  |
| 00FBh          |   |                  |                  |
| 00FCh          |   |                  |                  |
| 00FDh          |   |                  |                  |
| 00FEh          |   |                  |                  |
| 00FFh          |   |                  |                  |
| V. I.I. J. C   |   |                  |                  |

#### SFR Information (4)<sup>(1)</sup> Table 4.4

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

| Address | Register   | Symbol  | After reset |
|---------|--|---------|-------------|
| 0100h   | Timer RA Control Register                          | TRACR   | 00h         |
| 0100h   | Timer RA I/O Control Register                      | TRAIOC  | 00h         |
|         |  |         |             |
| 0102h   | Timer RA Mode Register                             | TRAMR   | 00h         |
| 0103h   | Timer RA Prescaler Register                        | TRAPRE  | FFh         |
| 0104h   | Timer RA Register                                  | TRA     | FFh         |
| 0105h   | LIN Control Register 2                             | LINCR2  | 00h         |
| 0106h   | LIN Control Register                               | LINCR   | 00h         |
| 0107h   | LIN Status Register                                | LINST   | 00h         |
| 0108h   | Timer RB Control Register                          | TRBCR   | 00h         |
| 0109h   | Timer RB One-Shot Control Register                 | TRBOCR  | 00h         |
| 010Ah   | Timer RB I/O Control Register                      | TRBIOC  | 00h         |
| 010Bh   | Timer RB Mode Register                             | TRBMR   | 00h         |
| 010Ch   | Timer RB Prescaler Register                        | TRBPRE  | FFh         |
| 010Ch   |  | TRBSC   | FFh         |
|         | Timer RB Secondary Register                        |         |             |
| 010Eh   | Timer RB Primary Register                          | TRBPR   | FFh         |
| 010Fh   |  |         |             |
| 0110h   |  |         |             |
| 0111h   |  |         |             |
| 0112h   |  |         |             |
| 0113h   |  |         |             |
| 0114h   |  |         | 1           |
| 0115h   |  | İ       | 1           |
| 0116h   |  |         | <u> </u>    |
| 0117h   |  |         | 1           |
| 0117h   | Timer RE Counter Data Register                     | TRESEC  | 00h         |
| 0119h   |  | TREMIN  | 00h         |
|         | Timer RE Compare Data Register                     |         | 0011        |
| 011Ah   |  |         |             |
| 011Bh   |  |         |             |
| 011Ch   | Timer RE Control Register 1                        | TRECR1  | 00h         |
| 011Dh   | Timer RE Control Register 2                        | TRECR2  | 00h         |
| 011Eh   | Timer RE Count Source Select Register              | TRECSR  | 00001000b   |
| 011Fh   |  |         |             |
| 0120h   | Timer RC Mode Register                             | TRCMR   | 01001000b   |
| 0121h   | Timer RC Control Register 1                        | TRCCR1  | 00h         |
| 0122h   | Timer RC Interrupt Enable Register                 | TRCIER  | 01110000b   |
| 0123h   | Timer RC Status Register                           | TRCSR   | 01110000b   |
| 0124h   | Timer RC I/O Control Register 0                    | TRCIOR0 | 10001000b   |
| 0125h   | Timer RC I/O Control Register 1                    | TRCIOR1 | 10001000b   |
| 0125h   | Timer RC Counter                                   | TRC     |             |
|         |  | IRC     | 00h         |
| 0127h   |  |         | 00h         |
| 0128h   | Timer RC General Register A                        | TRCGRA  | FFh         |
| 0129h   |  |         | FFh         |
| 012Ah   | Timer RC General Register B                        | TRCGRB  | FFh         |
| 012Bh   |  |         | FFh         |
| 012Ch   | Timer RC General Register C                        | TRCGRC  | FFh         |
| 012Dh   | 1  |         | FFh         |
| 012Eh   | Timer RC General Register D                        | TRCGRD  | FFh         |
| 012Fh   | Ĭ  |         | FFh         |
| 0130h   | Timer RC Control Register 2                        | TRCCR2  | 00011000b   |
| 0131h   | Timer RC Digital Filter Function Select Register   | TRCDF   | 00h         |
| 0132h   | Timer RC Output Master Enable Register             | TRCOER  | 01111111b   |
| 0132h   |  | TRCADCR | 00h         |
|         | Timer RC Trigger Control Register                  |         | 0011        |
| 0134h   |  |         | l           |
| 0135h   |  | 7004005 |             |
| 0136h   | Timer RD Trigger Control Register                  | TRDADCR | 00h         |
| 0137h   | Timer RD Start Register                            | TRDSTR  | 11111100b   |
| 0138h   | Timer RD Mode Register                             | TRDMR   | 00001110b   |
| 0139h   | Timer RD PWM Mode Register                         | TRDPMR  | 10001000b   |
| 013Ah   | Timer RD Function Control Register                 | TRDFCR  | 1000000b    |
| 013Bh   | Timer RD Output Master Enable Register 1           | TRDOER1 | FFh         |
| 013Ch   | Timer RD Output Master Enable Register 2           | TRDOER2 | 01111111b   |
| 013Dh   | Timer RD Output Control Register                   | TRDOCR  | 00h         |
| 013Eh   | Timer RD Digital Filter Function Select Register 0 | TRDDF0  | 00h         |
| 013Eh   | Timer RD Digital Filter Function Select Register 0 | TRDDF1  | 00h         |
| UISFII  | Timor to bigitar filer function belever tegister f |         | 0011        |

#### SFR Information (5)<sup>(1)</sup> Table 4.5

Note: 1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

| Address | Register  | Symbol   | After reset |
|---------|---|----------|-------------|
| 0140h   | Timer RD Control Register 0                       | TRDCR0   | 00h         |
| 0141h   | Timer RD I/O Control Register A0                  | TRDIORA0 | 10001000b   |
| 0142h   | Timer RD I/O Control Register C0                  | TRDIORCO | 10001000b   |
| 0143h   | Timer RD Status Register 0                        | TRDSR0   | 1110000b    |
| 0144h   | Timer RD Interrupt Enable Register 0              | TRDIER0  | 11100000b   |
| 0145h   | Timer RD PWM Mode Output Level Control Register 0 | TRDPOCR0 | 11111000b   |
| 0146h   | Timer RD Counter 0                                | TRD0     | 00h         |
| 0147h   |   |          | 00h         |
| 0148h   | Timer RD General Register A0                      | TRDGRA0  | FFh         |
| 0149h   |   |          | FFh         |
| 014Ah   | Timer RD General Register B0                      | TRDGRB0  | FFh         |
| 014Bh   |   |          | FFh         |
| 014Ch   | Timer RD General Register C0                      | TRDGRC0  | FFh         |
| 014Dh   |   |          | FFh         |
| 014Eh   | Timer RD General Register D0                      | TRDGRD0  | FFh         |
| 014Fh   |   |          | FFh         |
| 0150h   | Timer RD Control Register 1                       | TRDCR1   | 00h         |
| 0151h   | Timer RD I/O Control Register A1                  | TRDIORA1 | 10001000b   |
| 0152h   | Timer RD I/O Control Register C1                  | TRDIORC1 | 10001000b   |
| 0153h   | Timer RD Status Register 1                        | TRDSR1   | 11000000b   |
| 0154h   | Timer RD Interrupt Enable Register 1              | TRDIER1  | 11100000b   |
| 0155h   | Timer RD PWM Mode Output Level Control Register 1 | TRDPOCR1 | 11111000b   |
| 0156h   | Timer RD Counter 1                                | TRD1     | 00h         |
| 0157h   |   |          | 00h         |
| 0158h   | Timer RD General Register A1                      | TRDGRA1  | FFh         |
| 0159h   |   | -        | FFh         |
| 015Ah   | Timer RD General Register B1                      | TRDGRB1  | FFh         |
| 015Bh   |   | -        | FFh         |
| 015Ch   | Timer RD General Register C1                      | TRDGRC1  | FFh         |
| 015Dh   |   |          | FFh         |
| 015Eh   | Timer RD General Register D1                      | TRDGRD1  | FFh         |
| 015Fh   |   |          | FFh         |
| 0160h   |   |          |             |
| 0161h   |   |          |             |
| 0162h   |   |          |             |
| 0163h   |   |          |             |
| 0164h   |   |          |             |
| 0165h   |   |          |             |
| 0166h   |   |          |             |
| 0167h   |   |          |             |
| 0168h   |   |          |             |
| 0169h   |   |          |             |
| 016Ah   |   |          |             |
| 016Bh   |   |          |             |
| 016Ch   |   |          |             |
| 016Dh   |   |          |             |
| 016Eh   |   |          |             |
| 016Fh   |   |          |             |
| 0170h   |   |          |             |
| 0171h   |   |          |             |
| 0172h   |   |          |             |
| 0173h   |   |          |             |
| 0174h   |   |          |             |
| 0175h   |   |          |             |
| 0176h   |   |          |             |
| 0177h   |   |          |             |
| 0178h   |   |          |             |
| 0179h   |   |          |             |
| 017Ah   |   |          |             |
| 017Bh   |   |          |             |
| 017Ch   |   |          |             |
| 017Dh   |   |          |             |
| 017Eh   |   |          |             |
| 017Fh   |   |          |             |
|         |   |          |             |

#### SFR Information (6)<sup>(1)</sup> Table 4.6

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



#### SFR Information (7)<sup>(1)</sup> Table 4.7

| Address        | Register                                | Symbol    | After reset |
|----------------|---|-----------|-------------|
| 0180h          | Timer RA Pin Select Register            | TRASR     | 00h         |
| 0181h          | Timer RB/RC Pin Select Register         | TRBRCSR   | 00h         |
| 0182h          | Timer RC Pin Select Register 0          | TRCPSR0   | 00h         |
| 0183h          | Timer RC Pin Select Register 1          | TRCPSR1   | 00h         |
| 0184h          | Timer RD Pin Select Register 0          | TRDPSR0   | 00h         |
| 0185h          | Timer RD Pin Select Register 1          | TRDPSR1   | 00h         |
| 0186h          | Timer Pin Select Register               | TIMSR     | 00h         |
| 0187h          |   |           |             |
| 0188h          | UART0 Pin Select Register               | U0SR      | 00h         |
| 0189h          |   | 00011     |             |
| 018Ah          | UART2 Pin Select Register 0             | U2SR0     | 00h         |
| 018Bh          | UART2 Pin Select Register 1             | U2SR1     | 00h         |
| 018Ch          | SSU Pin Select Register                 | SSUIICSR  | 00h         |
| 018Dh          |   | 000110011 | 0011        |
| 018Eh          | INT Interrupt Input Pin Select Register | INTSR     | 00h         |
| 018Eh          | I/O Function Pin Select Register        | PINSR     | 00h         |
|                |   | FINOR     | 0011        |
| 0190h          |   |           |             |
| 0191h          |   |           |             |
| 0192h          |   |           |             |
| 0193h          | SS Bit Counter Register                 | SSBR      | 11111000b   |
| 0194h          | SS Transmit Data Register               | SSTDR     | FFh         |
| 0195h          |   |           | FFh         |
| 0196h          | SS Receive Data Register                | SSRDR     | FFh         |
| 0197h          |   |           | FFh         |
| 0198h          | SS Control Register H                   | SSCRH     | 00h         |
| 0199h          | SS Control Register L                   | SSCRL     | 01111101b   |
| 019Ah          | SS Mode Register                        | SSMR      | 00010000b   |
| 019Bh          | SS Enable Register                      | SSER      | 00h         |
| 019Ch          | SS Status Register                      | SSSR      | 00h         |
| 019Dh          | SS Mode Register 2                      | SSMR2     | 00h         |
| 019Eh          |   | 331/11/2  | 0011        |
| 019Eh          |   |           |             |
|                |   |           |             |
| 01A0h          |   |           |             |
| 01A1h          |   |           |             |
| 01A2h          |   |           |             |
| 01A3h          |   |           |             |
| 01A4h          |   |           |             |
| 01A5h          |   |           |             |
| 01A6h          |   |           |             |
| 01A7h          |   |           |             |
| 01A8h          |   |           |             |
| 01A9h          |   |           |             |
| 01AAh          |   |           |             |
| 01ABh          |   |           | T T         |
| 01ACh          |   |           |             |
| 01ADh          |   |           |             |
| 01AEh          |   |           |             |
| 01AFh          |   |           |             |
| 01B0h          |   |           |             |
| 01B0h          | +                                       |           |             |
| 01B1h          | Flash Memory Status Register            | FST       | 10000X00b   |
| 01B2n          |   | F31       | 100000000   |
|                | Elash Momony Control Bogistor 0         | EMDO      | 00b         |
| 01B4h          | Flash Memory Control Register 0         | FMR0      | 00h         |
| 01B5h          | Flash Memory Control Register 1         | FMR1      | 00h         |
| 01B6h          | Flash Memory Control Register 2         | FMR2      | 00h         |
| 01B7h          |   |           |             |
| 01B8h          |   |           |             |
| 01B9h          |   |           |             |
| 01BAh          |   |           |             |
| 01BBh          |   |           |             |
| 01BCh          |   |           |             |
|                |   |           | 1           |
| 01BDh          |   |           |             |
| 01BDh<br>01BEh |   |           |             |

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.



| Table 4.8 | SFR Information | <b>(8)</b> <sup>(1)</sup> |
|-----------|-----------------|---------------------------|
|-----------|-----------------|---------------------------|

| Address         Symbol           01C0h         Address Match Interrupt Register 0         AlER0           01C3h         Address Match Interrupt Enable Register 0         AlER0           01C3h         Address Match Interrupt Register 1         RMAD0           01C4h         Address Match Interrupt Register 1         AlER1           01C6h         Address Match Interrupt Register 1         AlER1           01C6h         Interrupt Register 1         AlER1           01C6h         Interrupt Register 1         AlER1           01C6h         Interrupt Register 1         Interrupt Register 1           01D3h         Interrupt Register 1         Interrupt Register 1           01D3h         Interrupt Register 1         Interrupt Register 1           01D2h         Interrupt Register 1         Interrupt Register 1           01D3h         Interrupt Register 1         Interrupt Register 1           01D3h         Interrupt Register 1         Interupt Register 1  | After reset |
|--|-------------|
| 01C1h         Address Match Interrupt Enable Register 0         AER0           01C3h         Address Match Interrupt Register 1         RMAD1           01C6h         01C6h         NIAD1           01C6h         01C6h         NIER1           01C7h         Address Match Interrupt Register 1         AIER1           01C7h         Address Match Interrupt Enable Register 1         AIER1           01C7h         01C7h         IER1         IER1           01C7h         IER1         IER1         IER1           01C7h         IER1         IER1         IER1           01D7h         IER1         IER1         IER1           01D8h         IER1         IER1         IER1           01D8h <t< td=""><td>XXh</td></t<>   | XXh         |
| 01C2h         Address Match Interrupt Enable Register 0         AIER0           01C3h         Address Match Interrupt Register 1         RMAD1           01C5h         Interrupt Enable Register 1         AIER1           01C6h         Interrupt Enable Register 1         AIER1           01C6h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01C6h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01C8h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01C8h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01C8h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01D2h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01D2h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01D2h         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1         Interrupt Enable Register 1           01D2h         Interrupt Enable Register 1         Interupt Register 1   | XXh         |
| 01C3h         Address Match Interrupt Register 0         AIER0           01C4h         Address Match Interrupt Register 1         RMAD1           01C5h         01C6h         RMAD1           01C6h         01C6h         RMAD1           01C7h         Address Match Interrupt Enable Register 1         AIER1           01C8h         01C7h         Address Match Interrupt Enable Register 1         AIER1           01C8h         01C7h         Address Match Interrupt Enable Register 1         AIER1           01C8h         01C7h         Common State St  | 0000XXXXb   |
| 01C4h         Address Match Interrupt Register 1         RMAD1           01C5h         Aldress Match Interrupt Enable Register 1         AIER1           01C7h         Address Match Interrupt Enable Register 1         AIER1           01C8h         Image: Comparison of Comp | 00h         |
| 01CSh         Address Match Interrupt Enable Register 1         AIER1           01C3h         AIER1           01C3h            01C3h            01C3h            01C3h            01C3h            01C3h            01CCh            01CCh            01CCh            01CCh            01CCh            01CCh            01Ch            01Ch            01Dh   | XXh         |
| 01C8h         Aldress Match Interrupt Enable Register 1         AIER1           01C7h         Aldress Match Interrupt Enable Register 1         AIER1           01C8h         0100h         0100h           01C8h         0100h         0100h           01C8h         0100h         0100h           01C8h         0100h         0100h           01C8h         0101h         0101h           0100h         0101h         0101h           0101h         0101h         0101h           0102h         0101h         0101h           0102h         010h         0100h           0102h         0100h         0100h           0116h   | XXh         |
| 01C7h         Address Match Interrupt Enable Register 1         AIER1           01C3h  | 0000XXXXb   |
| 01C8h  | 0000XXXb    |
| 01C8h  | 0011        |
| 01CAh  |             |
| 01CBh  |             |
| 01CCh  |             |
| 01CDh         01           01CFh         01           01D0h         01           01D1h         01           01D2h         01           01D3h         01           01D4h         01           01D3h         01           01D4h         01           01D5h         01           01D6h         01           01D7h         01           01D8h         01           01D8h         01           01D2h         01           01D2h         01           01D5h         01           01D6h         01           01D2h         01           01DCh         01           01DCh         01           01DFh         01           01DFh         01           01E1h         Pull-Up Control Register 0           01E2h         01           01E3h         01           01E4h         01           01E5h         01           01E6h         01           01E8h         01           01E8h         01           01E8h         01           01E5h  |             |
| 01CEh  |             |
| 01CFh  |             |
| 01D0h  |             |
| 01D1h  |             |
| 01D2h         01D3h           01D4h         01D5h           01D5h         0106h           01D7h         0106h           01D8h         0100h           01D8h         0100h           01D8h         0100h           01D8h         0100h           01D8h         0100h           01D8h         0100h           01D0h         0100h           01D1h         0100h           01D2h         0100h           01D2h         0100h           01D2h         0100h           01D1h         0100h           01D2h         0100h           01D2h         0100h           01D2h         0100h           01D2h         0100h           01D2h         0100h           01E1h         PUR0           01E2h         0100h           01E3h         0100h           01E6h         0100h           01E8h         0100h           01E9h         0100h           01E9h         0100h           01E2h         0100h           01E2h         0100h           01E2h         0100h           01E5h <td></td>   |             |
| 01D3h  |             |
| 01D4h         01D5h           01D6h         0107h           01D7h         0107h           01D8h         0100h           01D8h         0100h           01D5h         0100h           01D6h         0100h           01D7h         0100h           01D8h         0100h           01D5h         0100h           01D6h         0100h           01D7h         0100h           01D8h         0100h           01D7h         0100h           01D7h         0100h           01D7h         0100h           01D7h         0100h           01D7h         0100h           01D7h         0100h           01E1h         PUR0           01E2h         0100h           01E2h         0100h           01E2h         0100h           01E6h         0100h           01E8h         0100h           01E8h         0100h           01E2h         0100h           01E2h         0100h           01E2h         0100h           01E2h         0100h           01E2h         0100h           01E2h <td></td>   |             |
| 01D5h  |             |
| 0106h  |             |
| 01D7h         0108h           0109h         010Ah           01DAh         010Ch           01DCh         010Ch           01DDh         010Ch           01DFh         010Ch           01DFh         010Ch           01DFh         010Ch           01E0h         Pull-Up Control Register 0           01E1h         Pull-Up Control Register 1           01E2h         PUR1           01E3h         01           01E6h         01           01E8h         01           01E8h         01           01E8h         01           01EBh         01           01EFh         01           01E7h         01           01E8h         01           01E9h         01           01F1h         01           01F2h         01 </td <td></td>   |             |
| 01D8h         0109h           01DAn         01DBh           01DBh         010Dh           01DDh         010Dh           01DFh         010Dh           01DFh         0100           01Eh         0100           01F2h         0100           01F2h         0100           01F2h         0100           01F2h         0100           01F2h         0100           01F2h         0100           01F5h         01000   | <u> </u>    |
| 01D9h  | <u> </u>    |
| 01DAh  |             |
| 01DBh  |             |
| 01DCh  |             |
| 01DDh         0           01DFh         0           01E0h         Pull-Up Control Register 0         PUR0           01E1h         Pull-Up Control Register 1         PUR1           01E2h         PUR1         0           01E3h         0         0           01E8h         0         0           01E0h         0         0           01E0h         0         0           01E0h         0         0           01F7h         0         0           01F2h         0         0           01F2h         0         0           01F3h         0         0           01F5h         1nput Threshold Control Register 0         VLT0           01F6h         1nput Threshold Control   |             |
| 01DEh         Pull-Up Control Register 0         PUR0           01E1h         Pull-Up Control Register 1         PUR1           01E2h         PUR1           01E3h         1           01E3h         1           01E6h         1           01E6h         1           01E6h         1           01E8h         1           01E6h         1           01E8h         1           01E9h         1           01F9h         1           01F9h         1           01F9h         1           01F9h         1     <   |             |
| 01DFh         Pull-Up Control Register 0         PUR0           01E1h         Pull-Up Control Register 1         PUR1           01E2h         PUR1           01E3h         PUR1           01E3h         PUR1           01E3h         PUR1           01E3h         PUR1           01E3h         PUR1           01E6h         PUR1           01E6h         PUR1           01E7h         PUR1           01E8h         PUR1           01E8h         PUR1           01EBh         PUR1           01EBh         PUR1           01EBh         PUR1           01EFh         PUR1           01EFh         PUR1           01EFh         PUR1           01FFh         PUR1           01FFh         PUR1           01F7h         PUR1  |             |
| 01E0h         Pull-Up Control Register 0         PUR0           01E1h         Pull-Up Control Register 1         PUR1           01E2h             01E3h             01E4h             01E5h             01E6h             01E6h             01E8h             01E9h             01E8h             01E9h             01E9h             01E0h             01E0h             01E0h             01E0h             01F7h             01F7h             01F7h             01F7h             01F7h             01F7h             01F7h             01F7h             01F7h  |             |
| 01E1h         Pull-Up Control Register 1         PUR1           01E2h             01E3h             01E3h             01E4h             01E5h             01E6h             01E7h             01E8h             01E9h             01E9h             01EBh             01EBh             01EBh             01EBh             01ECh             01EFh             01FFh             01FFh             01F7h             01F3h             01F5h         Input Threshold Control Register 0            01F6h             01F7h             01F7h  | 00h         |
| 01E2h         0           01E3h         0           01E5h         0           01E6h         0           01E7h         0           01E8h         0           01E8h         0           01E8h         0           01E8h         0           01E8h         0           01EAh         0           01EBh         0           01EBh         0           01EBh         0           01EBh         0           01EBh         0           01EBh         0           01EFh         0           01EFh         0           01FFh         0           01F2h         0           01F3h         0           01F3h         0           01F5h         Input Threshold Control Register 0         VLT0           01F6h         0         VLT1           01F7h         0         0           01F8h         0         0   | 00h         |
| 01E3h         01E4h           01E5h         01E6h           01E7h         01E8h           01E8h         01E9h           01E8h         0100           01E7h         0100           01F7h         0157h           01F2h         0157h           01F3h         0157h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         01F7h         0157h           01F8h         0157h         0157h  | 0011        |
| 01E4h         01E5h           01E6h         01E7h           01E8h         01E8h           01E9h         01E8h           01E8h         0100           01E8h         0100           01E8h         0100           01E8h         0100           01E0h         0100           01E10h         0100           01E10h         0100           01E10h         0100           011E1h         0100           011E1h         0100           011E1h         01100           011E1h         011100           011100         011100           0111100         011100           01111000         0111000           01111000         0111000           01111000         0111000           011110000         01110000           011110000000         0111000000000000000000000000000000000  |             |
| 01E5h         01E6h           01E7h         01E7h           01E8h         01E9h           01EAh         01E8h           01EBh         01E0h           01ECh         01EDh           01EFh         01EFh           01EFh         01F7h           01F3h         01F7h           01F5h         Input Threshold Control Register 0           VLT0         VLT1           01F7h         01F8h   |             |
| 01E6h         01E7h           01E8h         01E9h           01E9h         01EAh           01EBh         01EBh           01EBh         01EBh           01EBh         01EBh           01EBh         01EBh           01ECh         01EBh           01EBh         01EBh           01EBh         01EBh           01EBh         01FEh           01FFh         01F7h           01F2h         01F7h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         01F8h  |             |
| 01E7h         01E8h           01E8h         01E9h           01EAh         0100000000000000000000000000000000000  |             |
| 01E8h         01E9h           01EAh         01EAh           01EBh         01ECh           01ECh         01ECh           01EBh         01ECh           01ECh         010           01EBh         010           01ECh         010           01FDh         010           01FFh         010           01F3h         0175h           01F5h         Input Threshold Control Register 0           01F6h         Input Threshold Control Register 1           01F7h         01F8h  |             |
| 01E9h         01EAh           01EBh         01ECh           01EDh         01ECh           01EEh         01           01EFh         01           01F0h         01           01F7h         01           01F3h         01           01F5h         Input Threshold Control Register 0         VLT0           01F6h         1           01F6h         VLT0           01F8h         01F8h  |             |
| 01EAh         01EBh           01EBh         01ECh           01EDh         01EEh           01EFh         01FTh           01F7h         01F2h           01F3h         01F3h           01F5h         Input Threshold Control Register 0           01F6h         VLT0           01F6h         VLT1           01F7h         01F8h   |             |
| 01EBh         01ECh           01ECh         01EDh           01EEh         01EFh           01FFh         01F7h           01F3h         01F5h           01F6h         VLT0           01F6h         VLT0           01F6h         VLT1           01F7h         01F8h   |             |
| 01ECh         01EDh           01EDh         01EH           01EFh         01F0h           01F7h         01F7h           01F3h         01F5h           01F6h         VLT0           01F6h         VLT0           01F6h         VLT1           01F7h         01F8h  |             |
| 01EDh         01EEh           01EFh         01F0h           01F0h         01F1h           01F2h         01F3h           01F3h         01F4h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F8h         01F8h         VLT1   |             |
| 01EEh         01EFh           01F0h         01F0h           01F1h         01F2h           01F3h         01F3h           01F5h         Input Threshold Control Register 0           01F6h         Input Threshold Control Register 1           01F7h         01F6h           01F8h         01F8h  |             |
| 01EFh         01F0h           01F0h         01F1h           01F2h         01F3h           01F3h         01F4h           01F5h         Input Threshold Control Register 0           01F6h         Input Threshold Control Register 1           01F7h         01F8h  |             |
| 01F0h         01F1h           01F2h         01F3h           01F3h         01F4h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         01F8h  |             |
| 01F1h         01F2h           01F3h         01F3h           01F4h         01F5h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         VLT1   |             |
| 01F2h         01F3h           01F4h         01F4h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         VLT1   | <u> </u>    |
| 01F3h         01F4h           01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         Input Threshold Control Register 1         VLT1  | <u> </u>    |
| 01F4h         01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F8h         01F8h  | <u> </u>    |
| 01F5h         Input Threshold Control Register 0         VLT0           01F6h         Input Threshold Control Register 1         VLT1           01F7h         01F7h         01F8h  |             |
| 01F6h Input Threshold Control Register 1 VLT1<br>01F7h 01F8h   | 00h         |
| 01F7h<br>01F8h   |             |
| 01F8h  | 00h         |
|  |             |
| 01E0b  |             |
| 01F9h  | loob        |
| 01FAh External Input Enable Register 0 INTEN   | 00h         |
| 01FBh External Input Enable Register 1 INTEN1  | 00h         |
| 01FCh INT Input Filter Select Register 0 INTF  | 00h         |
| 01FDh INT Input Filter Select Register 1 INTF1   | 00h         |
| 01FEh Key Input Enable Register 0 KIEN   | 00h         |
| 01FFh  | L           |

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.



#### SFR Information (9)<sup>(1)</sup> Table 4.9

| Address         | Register                 | Symbol | After reset |
|-----------------|--------------------------|--------|-------------|
| 2C00h           | DTC Transfer Vector Area |        | XXh         |
| 2C01h           | DTC Transfer Vector Area |        | XXh         |
| 2C02h           | DTC Transfer Vector Area |        | XXh         |
| 2C03h           | DTC Transfer Vector Area |        | XXh         |
| 2C04h           | DTC Transfer Vector Area |        | XXh         |
| 2C05h           |                          |        |             |
| 2C06h           |                          |        |             |
| 2C07h           |                          |        |             |
| 2C08h           | DTC Transfer Vector Area |        | XXh         |
| 2C09h           | DTC Transfer Vector Area |        | XXh         |
| 2C03h           | DTC Transfer Vector Area |        | XXh         |
|                 | DTC Transfer Vector Area |        | XXh         |
| :               |                          |        |             |
|                 | DTC Transfer Vector Area |        | XXh         |
| 2C3Ah           |                          |        |             |
| 2C3Bh           |                          |        |             |
| 2C3Ch           |                          |        |             |
| 2C3Dh           |                          |        |             |
| 2C3Eh           |                          |        |             |
| 2C3Fh           |                          |        |             |
| 2C40h           | DTC Control Data 0       | DTCD0  | XXh         |
| 2C41h           | 1                        |        | XXh         |
| 2C42h           | 1                        |        | XXh         |
| 2C42h           | 1                        |        | XXh         |
| 2C43h           | 4                        |        | XXh         |
| 2C4411<br>2C45h | 4                        |        | XXh         |
|                 | 4                        |        |             |
| 2C46h           | -                        |        | XXh         |
| 2C47h           |                          |        | XXh         |
| 2C48h           | DTC Control Data 1       | DTCD1  | XXh         |
| 2C49h           |                          |        | XXh         |
| 2C4Ah           |                          |        | XXh         |
| 2C4Bh           |                          |        | XXh         |
| 2C4Ch           |                          |        | XXh         |
| 2C4Dh           |                          |        | XXh         |
| 2C4Eh           |                          |        | XXh         |
| 2C4Fh           |                          |        | XXh         |
| 2C50h           | DTC Control Data 2       | DTCD2  | XXh         |
| 2C51h           |                          | DTCD2  | XXh         |
| 2C52h           | 4                        |        |             |
|                 |                          |        | XXh         |
| 2C53h           |                          |        | XXh         |
| 2C54h           |                          |        | XXh         |
| 2C55h           |                          |        | XXh         |
| 2C56h           |                          |        | XXh         |
| 2C57h           |                          |        | XXh         |
| 2C58h           | DTC Control Data 3       | DTCD3  | XXh         |
| 2C59h           |                          |        | XXh         |
| 2C5Ah           | 1                        |        | XXh         |
| 2C5Bh           | 1                        |        | XXh         |
| 2C5Ch           | 1                        |        | XXh         |
| 2C5Dh           | 1                        |        | XXh         |
| 2C5Eh           | 1                        |        | XXh         |
|                 | 4                        |        | XXh         |
| 2C5Fh           | DTC Control Data 4       | DTCD4  |             |
| 2C60h           | DIC CONTOL Data 4        | DTCD4  | XXh         |
| 2C61h           | 4                        |        | XXh         |
| 2C62h           | 1                        |        | XXh         |
| 2C63h           |                          |        | XXh         |
| 2C64h           |                          |        | XXh         |
| 2C65h           |                          |        | XXh         |
| 2C66h           |                          |        | XXh         |
| 2C67h           | 1                        |        | XXh         |
| 2C68h           | DTC Control Data 5       | DTCD5  | XXh         |
| 2C69h           |                          | 2.020  | XXh         |
| 2C6Ah           | 1                        |        | XXh         |
| 2C6Bh           | 4                        |        | XXh         |
|                 | 4                        |        |             |
| 2C6Ch           | 4                        |        | XXh         |
| 2C6Dh           | 4                        |        | XXh         |
| 2C6Eh           |                          |        | XXh         |
| 2C6Fh           |                          |        | XXh         |

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

Address Register After reset Symbol 2C70h DTC Control Data 6 DTCD6 XXh 2C71h XXh 2C72h XXh 2C73h XXh 2C74h 2C75h XXh XXh 2C76h 2C77h XXh XXh 2C78h DTC Control Data 7 DTCD7 XXh 2C79h XXh 2C7Ah 2C7Bh XXh XXh XXh XXh 2C7Ch 2C7Dh XXh 2C7Eh XXh 2C7Fh XXh 2C80h 2C81h DTC Control Data 8 DTCD8 XXh XXh 2C82h XXh 2C83h 2C84h XXh XXh 2C85h 2C86h XXh XXh XXh 2C87h DTCD9 2C88h DTC Control Data 9 XXh XXh 2C89h 2C8Ah XXh 2C8Bh XXh 2C8Ch XXh 2C8Dh XXh 2C8Eh XXh 2C8Fh XXh 2C90h DTC Control Data 10 DTCD10 XXh 2C91h XXh 2C92h XXh XXh XXh 2C93h 2C94h 2C95h 2C96h XXh XXh 2C97h 2C98h XXh XXh XXh DTC Control Data 11 DTCD11 2C99h 2C9Ah XXh 2C9Bh 2C9Ch XXh XXh 2C9Dh 2C9Eh XXh XXh XXh 2C9Fh 2CA0h DTC Control Data 12 DTCD12 XXh XXh XXh 2CA1h 2CA2h 2CA3h XXh 2CA4h XXh 2CA5h XXh 2CA6h XXh 2CA7h XXh 2CA8h DTCD13 DTC Control Data 13 XXh 2CA9h XXh 2CAAh XXh 2CABh 2CACh XXh XXh 2CADh XXh 2CAEh 2CAFh XXh XXh

#### Table 4.10SFR Information (10) (1)

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.



4. Special Function Registers (SFRs)

Address Register After reset Symbol 2CB0h DTC Control Data 14 DTCD14 XXh 2CB1h XXh 2CB2h XXh 2CB3h XXh 2CB4h XXh 2CB5h XXh 2CB6h XXh 2CB7h XXh 2CB8h DTC Control Data 15 DTCD15 XXh 2CB9h XXh 2CBAh 2CBBh XXh XXh XXh XXh 2CBCh 2CBDh XXh 2CBEh XXh 2CBFh XXh 2CC0h 2CC1h DTC Control Data 16 DTCD16 XXh XXh 2CC2h 2CC3h 2CC4h XXh XXh XXh 2CC5h 2CC6h XXh XXh 2CC7h XXh DTCD17 2CC8h DTC Control Data 17 XXh 2CC9h 2CCAh XXh XXh 2CCBh XXh 2CCCh XXh 2CCDh XXh 2CCEh XXh 2CCFh XXh 2CD0h DTC Control Data 18 DTCD18 XXh 2CD1h XXh 2CD2h XXh 2CD3h XXh 2CD4h XXh 2CD5h 2CD6h XXh XXh 2CD7h XXh 2CD8h 2CD9h 2CDAh XXh XXh DTC Control Data 19 DTCD19 XXh 2CDBh 2CDCh XXh XXh 2CDDh XXh 2CDEh XXh XXh 2CDFh 2CE0h DTCD20 DTC Control Data 20 XXh 2CE1h 2CE2h XXh XXh 2CE3h XXh 2CE4h XXh 2CE5h XXh 2CE6h XXh 2CE7h XXh 2CE8h DTCD21 DTC Control Data 21 XXh 2CE9h XXh 2CEAh XXh 2CEBh 2CECh XXh XXh 2CEDh XXh 2CEEh 2CEFh XXh

#### Table 4.11 SFR Information (11)<sup>(1)</sup>

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

XXh

4. Special Function Registers (SFRs)

R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group

| Address         | Register                     | Symbol | After reset |
|-----------------|------------------------------|--------|-------------|
| 2CF0h           | DTC Control Data 22          | DTCD22 | XXh         |
| 2CF1h           |                              |        | XXh         |
| 2CF2h           |                              |        | XXh         |
| 2CF3h           |                              |        | XXh         |
| 2CF4h           |                              |        | XXh         |
| 2CF5h           |                              |        | XXh         |
| 2CF6h           |                              |        | XXh         |
| 2CF7h           |                              |        | XXh         |
| 2CF8h           | DTC Control Data 23          | DTCD23 | XXh         |
| 2CF9h           | DTC CONTO Data 25            | 010023 | XXh         |
|                 |                              |        |             |
| 2CFAh           |                              |        | XXh         |
| 2CFBh           | •                            |        | XXh         |
| 2CFCh           |                              |        | XXh         |
| 2CFDh           |                              |        | XXh         |
| 2CFEh           |                              |        | XXh         |
| 2CFFh           |                              |        | XXh         |
| 2D00h           |                              |        |             |
| 2D01h           |                              |        |             |
|                 |                              | •      | •           |
| 2E00h           | CAN0 Mailbox 0 : Message ID  | C0MB0  | XXXX XXXXh  |
| 2E01h           | 1 ~                          |        |             |
| 2E02h           | 1                            |        |             |
| 2E03h           |                              |        |             |
| 2E00h           |                              |        |             |
| 2E0411          | CAN0 Mailbox 0 : Data length |        | XXh         |
| 2E06h           | CANO Mailbox 0 : Data field  | _      | XXXX XXXX   |
|                 |                              |        |             |
| 2E07h           |                              |        | XXXX XXXXh  |
| 2E08h           | •                            |        |             |
| 2E09h           |                              |        |             |
| 2E0Ah           |                              |        |             |
| 2E0Bh           |                              |        |             |
| 2E0Ch           |                              |        |             |
| 2E0Dh           |                              |        |             |
| 2E0Eh           | CAN0 Mailbox 0 : Time stamp  |        | XXXXh       |
| 2E0Fh           |                              |        |             |
| 2E10h           | CAN0 Mailbox 1 : Message ID  | C0MB1  | XXXX XXXXh  |
| 2E11h           |                              |        |             |
| 2E12h           |                              |        |             |
| 2E13h           |                              |        |             |
| 2E10h           |                              |        |             |
| 2E1411<br>2E15h | CAN0 Mailbox 1 : Data length | _      | XXh         |
| 2E15h           | CANO Mailbox 1 : Data field  | _      | XXXX XXXX   |
|                 |                              |        |             |
| 2E17h           | •                            |        | XXXX XXXXh  |
| 2E18h           | 4                            |        |             |
| 2E19h           |                              |        |             |
| 2E1Ah           |                              |        |             |
| 2E1Bh           |                              |        |             |
| 2E1Ch           |                              |        |             |
| 2E1Dh           |                              |        |             |
| 2E1Eh           | CAN0 Mailbox 1 : Time stamp  | 1      | XXXXh       |
| 2E1Fh           | 1                            |        |             |
| 2E20h           | CAN0 Mailbox 2 : Message ID  | C0MB2  | XXXX XXXXh  |
| 2E21h           |                              | -      |             |
| 2E22h           | 1                            |        |             |
| 2E23h           | 1                            |        |             |
| 2E23h           |                              | 1      |             |
| 2E240<br>2E25h  | CAN0 Mailbox 2 : Data length | -      | XXh         |
|                 | 8                            | -      |             |
| 2E26h           | CAN0 Mailbox 2 : Data field  |        | XXXX XXXX   |
| 2E27h           | 4                            |        | XXXX XXXXh  |
| 2E28h           |                              |        |             |
| 2E29h           |                              |        |             |
| 2E2Ah           |                              |        |             |
| 2E2Bh           |                              |        |             |
| 2E2Ch           |                              |        |             |
| 2E2Dh           | 1                            |        |             |
| 2E2Eh           | CAN0 Mailbox 2 : Time stamp  | 1      | XXXXh       |
| 05054           |                              | 1      | 1           |

#### SFR Information (12)<sup>(1)</sup> Table 4.12

2E2Fh X : Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010

RENESAS

#### SFR Information (13)<sup>(1)</sup> Table 4.13

| Address                 | Register                     | Symbol | After reset   |
|-------------------------|------------------------------|--------|---------------|
| 2E30h                   | CAN0 Mailbox 3 : Message ID  | C0MB3  | XXXX XXXXh    |
| 2E31h                   |                              |        |               |
| 2E32h                   |                              |        |               |
| 2E33h                   |                              |        |               |
| 2E34h                   |                              |        |               |
| 2E35h                   | CAN0 Mailbox 3 : Data length |        | XXh           |
| 2E36h                   | CAN0 Mailbox 3 : Data field  |        | XXXX XXXX     |
| 2E37h                   |                              |        | XXXX XXXXh    |
| 2E38h                   |                              |        |               |
| 2E39h                   | -                            |        |               |
| 2E3Ah                   |                              |        |               |
| 2E3Bh                   | -                            |        |               |
| 2E3Ch                   | -                            |        |               |
| 2E3Dh                   | -                            |        |               |
| 2E3Eh                   | CAN0 Mailbox3 : Time stamp   |        | XXXXh         |
| 2E3Fh                   |                              |        | 700001        |
| 2E40h                   | CAN0 Mailbox4 : Message ID   | C0MB4  | XXXX XXXXh    |
| 2E40h                   | OANO Malbox4 . Message ib    | COMPT  | 70000 7000All |
| 2E4111<br>2E42h         | _                            |        |               |
| 2E42h<br>2E43h          | -                            |        |               |
|                         |                              |        |               |
| 2E44h                   | CANO Mailhaud - Data logath  |        | VVL           |
| 2E45h                   | CANO Mailbox4 : Data length  |        | XXh           |
| 2E46h                   | CAN0 Mailbox4 : Data field   |        | XXXX XXXX     |
| 2E47h                   | 4                            |        | XXXX XXXXh    |
| 2E48h                   | _                            |        |               |
| 2E49h                   | _                            |        |               |
| 2E4Ah                   | _                            |        |               |
| 2E4Bh                   |                              |        |               |
| 2E4Ch                   |                              |        |               |
| 2E4Dh                   |                              |        |               |
| 2E4Eh                   | CAN0 Mailbox4 : Time stamp   |        | XXXXh         |
| 2E4Fh                   |                              |        |               |
| 2E50h                   | CAN0 Mailbox5 : Message ID   | C0MB5  | XXXX XXXXh    |
| 2E51h                   |                              |        |               |
| 2E52h                   |                              |        |               |
| 2E53h                   |                              |        |               |
| 2E54h                   |                              |        |               |
| 2E55h                   | CAN0 Mailbox5 : Data length  |        | XXh           |
| 2E56h                   | CAN0 Mailbox5 : Data field   |        | XXXX XXXX     |
| 2E57h                   |                              |        | XXXX XXXXh    |
| 2E58h                   | -                            |        |               |
| 2E59h                   | -                            |        |               |
| 2E5Ah                   | -                            |        |               |
|                         | -                            |        |               |
| 2E5Bh                   | -                            |        |               |
| 2E5Ch                   | 4                            |        |               |
| 2E5Dh                   |                              |        |               |
| 2E5Eh                   | CAN0 Mailbox5 : Time stamp   |        | XXXXh         |
| 2E5Fh                   |                              |        |               |
| 2E60h                   | CAN0 Mailbox6 : Message ID   | C0MB6  | XXXX XXXXh    |
| 2E61h                   |                              |        |               |
| 2E62h                   |                              |        |               |
| 2E63h                   |                              |        |               |
| 2E64h                   |                              |        |               |
| 2E65h                   | CAN0 Mailbox6 : Data length  |        | XXh           |
| 2E66h                   | CAN0 Mailbox6 : Data field   |        | XXXX XXXX     |
| 2E67h                   | 7                            |        | XXXX XXXXh    |
| 2E68h                   | 1                            |        |               |
| 2E69h                   | 1                            |        |               |
| 2E6Ah                   | 4                            |        |               |
| 2E6Bh                   | -                            |        |               |
|                         | -                            |        |               |
| 2E6Ch                   | -                            |        |               |
| 2ECDL                   |                              |        |               |
| 2E6Dh                   | OANO Mailleau Oa Tinna ataun |        |               |
| 2E6Dh<br>2E6Eh<br>2E6Fh | CAN0 Mailbox6 : Time stamp   |        | XXXXh         |

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

| Table 4.14 | SFR Information (14) <sup>(1)</sup> |
|------------|-------------------------------------|
|------------|-------------------------------------|

| Address   | Register  | Symbol         | After reset  |
|---|---|----------------|--|
| 2E70h   | CAN0 Mailbox7 : Message ID  | C0MB7          | XXXX XXXXh   |
| 2E71h   |   |                |  |
| 2E72h   |   |                |  |
| 2E73h   |   |                |  |
| 2E74h   |   |                |  |
| 2E75h   | CAN0 Mailbox7 : Data length<br>CAN0 Mailbox7 : Data field   |                | XXh  |
| 2E76h   | CAN0 Mailbox7 : Data field  |                | XXXX XXXX  |
| 2E77h   |   |                | XXXX XXXXh   |
| 2E78h   |   |                |  |
| 2E79h   | ]   |                |  |
| 2E7Ah   |   |                |  |
| 2E7Bh   |   |                |  |
| 2E7Ch   |   |                |  |
| 2E7Dh   |   |                |  |
| 2E7Eh   | CAN0 Mailbox7 : Time stamp  |                | XXXXh  |
| 2E7Fh   | ]   | <u> </u>       |  |
| 2E80h   | CAN0 Mailbox8 : Message ID  | C0MB8          | XXXX XXXXh   |
| 2E81h   |   |                |  |
| 2E82h   |   |                |  |
| 2E83h   | ]   |                |  |
| 2E84h   |   |                |  |
| 2E85h   | CAN0 Mailbox8 : Data length   |                | XXh  |
| 2E86h   | CAN0 Mailbox8 : Data field  |                | XXXX XXXX  |
| 2E87h   | 1   |                | XXXX XXXXh   |
| 2E88h   |   |                |  |
| 2E89h   | 1   |                |  |
| 2E8Ah   | ]   |                |  |
| 2E8Bh   |   |                |  |
| 2E8Ch   |   |                |  |
| 2E8Dh   | ]   |                |  |
| 2E8Eh   | CAN0 Mailbox8 : Time stamp  |                | XXXXh  |
| 2E8Fh   |   |                |  |
| 2E90h   | CAN0 Mailbox9 : Message ID  | C0MB9          | XXXX XXXXh   |
| 2E91h   |   |                |  |
| 2E92h   |   |                |  |
| 2E93h   |   |                |  |
| 2E94h   |   |                |  |
|   |   |                |  |
| 2E95h   | CAN0 Mailbox9 : Data length   |                | XXh  |
| 2E95h<br>2E96h  | CAN0 Mailbox9 : Data length<br>CAN0 Mailbox9 : Data field   |                | XXh<br>XXXX XXXX   |
|   |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h   |   |                |  |
| 2E96h<br>2E97h  |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E99h<br>2E9Ah  |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh  |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E99h<br>2E9Ah  |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh  | CAN0 Mailbox9 : Data field  |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Bh   |   |                | XXXX XXXX  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Dh  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  |                | XXXX XXXX<br>XXXX XXXXh  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Ch<br>2E9Ch<br>2E9Dh<br>2E9Eh<br>2E9Fh<br>2E9Fh   | CAN0 Mailbox9 : Data field  | <br><br>COMB10 | XXXX XXXX<br>XXXX XXXXh  |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Dh<br>2E9Dh<br>2E9Fh  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  | <br><br>C0MB10 | XXXX XXXX<br>XXXX XXXXh<br>XXXXh                               |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Ch<br>2E9Ch<br>2E9Dh<br>2E9Eh<br>2E9Fh<br>2E9Fh   | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  | <br><br>C0MB10 | XXXX XXXX<br>XXXX XXXXh<br>XXXXh                               |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2E9Fh<br>2EA0h<br>2EA0h   | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  | <br>C0MB10     | XXXX XXXX<br>XXXX XXXXh<br>XXXXh                               |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2E40h<br>2EA0h<br>2EA1h<br>2EA2h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh                               |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2EA0h<br>2EA1h<br>2EA2h<br>2EA2h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp  | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh                               |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Ch<br>2E9Dh<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2E40h<br>2EA1h<br>2EA2h<br>2EA2h<br>2EA3h<br>2EA4h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | C0MB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Dh<br>2E9Eh<br>2E9Fh<br>2EA0h<br>2EA1h<br>2EA2h<br>2EA2h<br>2EA3h<br>2EA4h<br>2EA3h   | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID                                 | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E99h<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2EA0h<br>2EA1h<br>2EA2h<br>2EA3h<br>2EA3h<br>2EA4h<br>2EA5h<br>2EA6h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Bh<br>2E9Ch<br>2E9Dh<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2EA0h<br>2EA2h<br>2EA2h<br>2EA3h<br>2EA3h<br>2EA4h<br>2EA6h<br>2EA6h<br>2EA8h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E9Ah<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2E9Fh<br>2EA0h<br>2EA1h<br>2EA2h<br>2EA2h<br>2EA3h<br>2EA4h<br>2EA3h<br>2EA6h<br>2EA7h<br>2EA8h<br>2EA9h                            | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E99h<br>2E99h<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Fh<br>2E40h<br>2EA1h<br>2EA2h<br>2EA3h<br>2EA3h<br>2EA3h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EA8h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E40h<br>2EA1h<br>2EA2h<br>2EA3h<br>2EA3h<br>2EA3h<br>2EA8h<br>2EA8h<br>2EA8h  | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E98h<br>2E98h<br>2E9Bh<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E9Ch<br>2E41h<br>2EA2h<br>2EA2h<br>2EA3h<br>2EA4h<br>2EA5h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EACh | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |
| 2E96h<br>2E97h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2E98h<br>2EA0h<br>2EA1h<br>2EA2h<br>2EA3h<br>2EA3h<br>2EA8h<br>2EA8h<br>2EA8h<br>2EA8h                                     | CAN0 Mailbox9 : Data field<br>CAN0 Mailbox9 : Time stamp<br>CAN0 Mailbox10 : Message ID<br>CAN0 Mailbox10 : Data length | COMB10         | XXXX XXXX<br>XXXX XXXXh<br>XXXXh<br>XXXXh<br>XXXX XXXXh<br>XXh |

X : UndefinedNote:1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010



| Table 4.15 | SFR Information (15) <sup>(1)</sup> |
|------------|-------------------------------------|
|------------|-------------------------------------|

| Address         Legister         Symbol         Atter reset           ZEB01         CANO Malibox11 : Message ID         COMB11         XXXX XXXX           ZEB31         CANO Malibox11 : Data length         XXX         XXXX XXXX           ZEB31         CANO Malibox11 : Data length         XXXX         XXXX           ZEB31         CANO Malibox11 : Data length         XXXX         XXXX           ZEB31         CANO Malibox11 : Data length         XXXX         XXXX           ZEB31         CANO Malibox11 : Time stamp         XXXX         XXXX           ZEB31         CANO Malibox12 : Message ID         COMB12         XXXX           ZEC31         CANO Malibox12 : Data length         XXXX         XXXX           ZEC31         CANO Malibox12 : Data length         XXXX         XXXX           ZEC31         CANO Malibox12 : Time stamp         XXXX         XXXX           ZEC31         CANO Malibox13 : Data length         XXXX         XXXXX           ZEC31         CANO Malibox13 : Da  | A       |                               | O marked | A 44        |
|--|---------|-------------------------------|----------|-------------|
| 2281h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2283h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2893h<br>2 | Address | Register                      | Symbol   | After reset |
| 2283/n       2283/n         2285/n       CANO Mailbox11: Time stamp         2280/n       2280/n         2280/n       240/n         2280/n       240/n  |         | GAINU MIAIIDOXTT : MESSAGE ID | CUMBTT   | ^^^^ ^^ ^   |
| 2883h  |         | 4                             |          |             |
| 22E3h         CAN0 Mailbox11 : Data field           22E3h         CAN0 Mailbox11 : Data field           22E3h         CAN0 Mailbox11 : Data field           22E3h         CAN0 Mailbox11 : Time stamp           22E3h         CAN0 Mailbox11 : Time stamp           22E3h         CAN0 Mailbox11 : Time stamp           22E3h         CAN0 Mailbox12 : Message ID           22E3h         CAN0 Mailbox12 : Data field           22E3h         CAN0 Mailbox12 : Time stamp           22E3h         CAN0 Mailbox13 : Message ID           22E3h         CAN0 Mailbox13 : Time stamp           22E3h         CAN0 Mailbox13 : Time stamp           22E3h         CAN0 Mailbox13 : Data field           22E3h         CAN0 Mailbox13 : Time stamp           22E3h         CAN0 Mailbox14 : Message ID           22E3h         CAN0 Mailbox14 : Data field           22E3h <td< td=""><td></td><td>4</td><td></td><td></td></td<>   |         | 4                             |          |             |
| 22850h         CANO Mailbox11 : Data fength           22850h         CANO Mailbox11 : Data field           22850h         CANO Mailbox11 : Time stamp           22850h         CANO Mailbox11 : Time stamp           2280h         CANO Mailbox12 : Message ID           2260h         CANO Mailbox12 : Data field           2260h         CANO Mailbox12 : Time stamp           2260h         CANO Mailbox13 : Message ID           2260h         CANO Mailbox13 : Ime stamp           2260h         CANO Mailbox13 : Data field           2260h         CANO Mailbox14 : Message ID           2260h   |         |                               |          |             |
| 22EBA<br>ZEBA<br>ZEBA<br>ZEBA<br>ZEBA<br>ZEBA<br>ZEBA<br>ZEBA<br>Z   |         | CANO Mailboy11 : Data length  | _        | YYh         |
| ZEB/h<br>ZEB8h<br>ZEB8h<br>ZEB8h<br>ZEB8h<br>ZEB8h       XXXX xxXXh         ZEB7<br>ZEB6h<br>ZEB6h       CAN0 Malbox11 : Time stamp       XXXX h         ZEB7<br>ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox12 : Data length       XXX XXXXh         XXX XXXXh       XXXX XXXXh         ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox12 : Data length       XXX         ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox12 : Data length       XXXX XXXXh         XXXX XXXXh       XXXX XXXXh         ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox12 : Time stamp       XXXX XXXh         ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox13 : Data length       XXXX XXXh         XXXX XXXXh       XXXX XXXXh         ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox13 : Data length       XXXX XXXh         XXXX XXXXh       XXXX XXXXh         XXXX XXXXh       XXXX XXXXh         ZED6h<br>ZEC6h<br>ZEC6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox13 : Data length       XXX XXXXh         XXXX XXXXh       XXXX XXXXh         XXXX XXXXh       XXXXXh       XXXXXh         ZED6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox14 : Data length       XXXX XXXXh         XXXX XXXXh       XXXXh       XXXXh         XXXXh       XXXXXh       XXXXh         ZED6h<br>ZEC6h<br>ZEC6h       CAN0 Malbox14 : Data length       XXXX XXXXh <td></td> <td>CANO Malibox11 : Data field</td> <td>_</td> <td></td>   |         | CANO Malibox11 : Data field   | _        |             |
| 2EBBh<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBCH       XXXX       XXXXh         2EBBH<br>ZEBCH       CAN0 Mallbox11 : Time stamp       XXXXh         ZEBFH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH   |         |                               |          |             |
| ZEBAh<br>ZEBAh<br>ZEBAh<br>ZEBAh<br>ZEBAh<br>ZEBAh<br>ZEBAC<br>ZEBAC<br>ZEBAC<br>ZEBAC<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN<br>ZECAN               |         |                               |          |             |
| 2EBAh<br>ZEBAh<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZEBAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH<br>ZECAH               |         |                               |          |             |
| 2EBBn<br>ZEBDn<br>ZEBDn<br>ZEBDn<br>ZEBTh<br>CANO Malibox11 : Time stamp       XXXX h         2EBTh<br>ZECTh<br>ZECTh<br>ZECTh<br>ZECTh<br>ZECTh<br>ZECTh<br>ZECTh<br>ZECSh<br>CANO Malibox12 : Data length       COMB12       XXX XXXXh         XXX XXXXX       XXXX XXXXXh         XXXX XXXXXh       XXXX XXXXh         ZECTh<br>ZECTh<br>ZECSh<br>CANO Malibox12 : Data field       XXX         XXXX XXXXh       XXXX XXXXh         ZECFh<br>ZECDh<br>ZECDh<br>ZECDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEDDh<br>ZEEDh<br>ZEESh<br>CANO Malibox13 : Data length       XXXX XXXh         XXXX XXXh       XXXX XXXh         XXXX XXXXh       XXXX XXXh         XXXX XXXh       XXXX XXXh         XXXX XXXh       XXXX XXXh  |         |                               |          |             |
| 2EBDn<br>2EBDn<br>2EBTh<br>2EBTh<br>2ECh<br>2ECh<br>2ECh<br>2ECh<br>2ECh<br>2ECh<br>2ECh<br>2EC  |         |                               |          |             |
| 22EBh<br>22EBh<br>22EGh<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h<br>22C0h               | 2EBCh   |                               |          |             |
| 2EBFh     CAN0 Mailbox12: Message ID     COMB12       2EC0h     ZEC0h       2EC3h     CAN0 Mailbox12: Data length       2EC6h     CAN0 Mailbox12: Data length       2EC6h     CAN0 Mailbox12: Data field       2EC6h     CAN0 Mailbox12: Data field       2EC6h     CAN0 Mailbox12: Time stamp       2EC6h     CAN0 Mailbox13: Message ID       2EC6h     CAN0 Mailbox13: Message ID       2EC6h     CAN0 Mailbox13: Data field       2EC0h     CAN0 Mailbox13: Data field       2EC0h     CAN0 Mailbox13: Data field       2ED3h     CAN0 Mailbox13: Data field       2ED4h     CAN0 Mailbox13: Data field       2ED5h     CAN0 Mailbox13: Data field       2ED6h     CAN0 Mailbox13: Data field       2ED5h     CAN0 Mailbox13: Data field       2ED5h     CAN0 Mailbox13: Data field       2ED5h     CAN0 Mailbox14: Message ID       2EED6h     CAN0 Mailbox14: Data field       2EED7h     CAN0 Mailbox14: Data field       2EEF7h     CA   |         |                               |          |             |
| 2EC0h     CANO Mailbox12: Message ID     COMB12     XXXX XXXh       2EC1h     2EC3h     2EC3h     XXh       2EC6h     CANO Mailbox12: Data length     XXh       2EC6h     CANO Mailbox12: Data field     XXh       2EC6h     CANO Mailbox12: Data field     XXh       2EC6h     CANO Mailbox12: Time stamp     XXXX XXXh       2EC6h     CANO Mailbox13: Message ID     XXXX XXXh       2EC6h     CANO Mailbox13: Message ID     XXXX XXXh       2ED0h     CANO Mailbox13: Data length     XXXX XXXh       2ED7h     2ED3h     CANO Mailbox13: Data field       2ED7h     CANO Mailbox13: Data length     XXX XXXh       2ED7h     2ED7h     XXh       2ED7h     CANO Mailbox13: Data field     XXh       2ED7h     2ED7h     CANO Mailbox13: Data field       2ED7h     CANO Mailbox13: Time stamp     XXXXh       2ED7h     CANO Mailbox13: Time stamp     XXXXh       2ED7h     CANO Mailbox14: Data field     XXXX XXXh       2EEFh     CANO Mailbox14: Data field     XXX XXXXh       2EEFh     CANO Mailbox14: Data field     XXXX       2EEFh     CANO Mailbox14: Data field     XXXX XXXh       2EEFh     CANO Mailbox14: Data field     XXXXXXXXXh       2EEFh     CANO Mailbox14: Data field <td></td> <td>CAN0 Mailbox11 : Time stamp</td> <td></td> <td>XXXXh</td>   |         | CAN0 Mailbox11 : Time stamp   |          | XXXXh       |
| 2EC1h       2EC2h         2EC2h       2EC3h         2EC4h       2EC4h         2EC5h       CAN0 Mailbox12: Data length         2EC6h       CAN0 Mailbox12: Data field         2EC8h       CAN0 Mailbox12: Data field         2EC9h       ZEC8h         2EC9h       ZEC8h         2EC9h       ZEC8h         2EC9h       ZEC8h         2EC0h       ZEC8h         2EC0h       ZEC8h         2EC0h       ZEC8h         ZEC9h       ZEC8h         ZEC9h       CAN0 Mailbox12: Time stamp         ZED8h       CAN0 Mailbox13: Data length         ZED8h       CAN0 Mailbox13: Data field         ZED8h       ZE0h         ZED8h       CAN0 Mailbox13: Data field         ZED8h       ZE0h         ZED8h       CAN0 Mailbox13: Time stamp         ZED8h       CAN0 Mailbox14: Message ID         ZEE8h       CAN0 Mailbox14: Data field   |         |                               |          |             |
| 2EC2h       2EC3h         2EC3h       2EC4h         2EC5h       CAN0 Mailbox12 : Data field         2EC6h       CAN0 Mailbox12 : Data field         2EC6h       CAN0 Mailbox12 : Time stamp         2EC6h       CAN0 Mailbox12 : Time stamp         2EC6h       CAN0 Mailbox12 : Time stamp         2ECCh       COMB13         2ECDh       CAN0 Mailbox13 : Message ID         2EDh       CAN0 Mailbox13 : Data field         2EDh       CAN0 Mailbox13 : Time stamp         2EDh       CAN0 Mailbox13 : Time stamp         2EDh       CAN0 Mailbox14 : Message ID         2EDh       CAN0 Mailbox14 : Data field         2EEPh   |         | CAN0 Mailbox12 : Message ID   | C0MB12   | XXXX XXXXh  |
| 2EC3h  |         |                               |          |             |
| 2EC4h       CAN0 Mailbox12 : Data length         2EC5h       CAN0 Mailbox12 : Data field         2EC6h       CAN0 Mailbox12 : Time stamp         2EC6h       ZEC6h         2EC6h       CAN0 Mailbox12 : Time stamp         2EC6h       ZEC6h         2EC0h       ZEC6h         2EC6h       CAN0 Mailbox12 : Time stamp         2EC6h       ZEC6h         2EC6h       CAN0 Mailbox13 : Message ID         2EC7h       ZE05h         2E01h       CAN0 Mailbox13 : Data length         2E03h       ZE03h         2E04h       ZE03h         2E05h       CAN0 Mailbox13 : Data length         2E05h       CAN0 Mailbox13 : Data field         2E05h       CAN0 Mailbox13 : Time stamp         2E05h       CAN0 Mailbox13 : Time stamp         2E05h       CAN0 Mailbox14 : Message ID         2E05h       CAN0 Mailbox14 : Data field         2E05h       CAN0 Mailbox14 : Data field         2E15h       CAN0 Mailbox14 : Data field         2E16h       CAN0 Mailbox14 : Data field         2E17h       ZE16h         2E16h       CAN0 Mailbox14 : Data field         2E16h       CAN0 Mailbox14 : Data field         2E16h       CAN0 Mail   |         | 4                             |          |             |
| 2ECSh       CAN0 Mailbox12 : Data length       Xxh         2ECSh       CAN0 Mailbox12 : Data field       XXX XXXX         2ECSh       CAN0 Mailbox12 : Data field       XXX XXXX         2ECSh       2ECAn       XXX XXXX         2ECCh       ZECAn       XXX XXXX         2ECCh       ZECCh       XXX XXXX         2ECDh       CAN0 Mailbox12 : Time stamp       XXX XXXX         2ECDh       CAN0 Mailbox13 : Message ID       XXX XXXXh         2EDah       ZEDah       XXh         2EDah       CAN0 Mailbox13 : Data length       XXX XXXXh         2EDah       CAN0 Mailbox13 : Data length       XXX XXXXXh         2EDah       CAN0 Mailbox13 : Data length       XXXX XXXh         2EDah       CAN0 Mailbox13 : Data length       XXXX XXXXh         2EDah       CAN0 Mailbox13 : Data length       XXXX XXXh         2EDah       CAN0 Mailbox13 : Time stamp       XXXh         2EDah       CAN0 Mailbox14 : Message ID       XXXh         2EEDh       CAN0 Mailbox14 : Data length       XXX XXXXh         2EEAh       CAN0 Mailbox14 : Data length       XXX         2EEAh       CAN0 Mailbox14 : Data length       XXh         2EEAh       CAN0 Mailbox14 : Data field       XXh <td></td> <td></td> <td>_</td> <td></td>  |         |                               | _        |             |
| 2EC6h<br>2EC9h<br>2EC9h<br>2EC9h<br>2EC9h<br>2EC9h<br>2EC0h<br>2EC0h       CAN0 Mailbox12 : Data field       XXXX XXXX<br>XXX XXXXh         2EC6h<br>2EC0h<br>2EC0h       CAN0 Mailbox12 : Time stamp       XXXXh         2EC6h<br>2EC0h       CAN0 Mailbox13 : Message ID       XXXX XXXh         2E01<br>2E03h<br>2E03h       CAN0 Mailbox13 : Message ID       XXXX XXXXh         2E04h<br>2E03h       CAN0 Mailbox13 : Data length       XXX XXXXXXXXXXXXXXXXXXXXXh         2E05h<br>2E03h       CAN0 Mailbox13 : Data field       XXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 2EC4h   | CANO Mailhav42 : Data langth  |          | XXP         |
| 2EC7h<br>2EC9h<br>2EC0h<br>2EC0h<br>2EC0h       XXXX XXXh       XXXX XXXh         2EC8ch<br>2ECCh<br>2EC0h       CAN0 Mailbox12 : Time stamp       XXXXh         2EC9h<br>2EC0h       CAN0 Mailbox13 : Message ID       XXXX XXXh         2E01h<br>2E03h       CAN0 Mailbox13 : Data length       XXXX XXXXh         2E04h<br>2E03h       CAN0 Mailbox13 : Data length       XXh         2E04h<br>2E03h       CAN0 Mailbox13 : Data field       XXh         2E04h<br>2E03h       CAN0 Mailbox13 : Time stamp       XXXX XXXXh         2E04h<br>2E03h       CAN0 Mailbox13 : Time stamp       XXh         2E04h<br>2E05h       CAN0 Mailbox13 : Time stamp       XXXX XXXh         2E05h<br>2E05h       CAN0 Mailbox14 : Message ID       XXXX XXXh         2E10h<br>2E0h       CAN0 Mailbox14 : Message ID       XXXX XXXh         2E10h<br>2E0h       CAN0 Mailbox14 : Data length       XXXX XXXXh         2E10h<br>2E10h       CAN0 Mailbox14 : Data length       XXXX XXXXh         2E110<br>2E120h       CAN0 Mailbox14 : Data length       XXX XXXXh         2E120h<br>2E120h       CAN0 Mailbox14 : Data length       XXXX XXXXh         2E120h<br>2E120h       CAN0 Mailbox14 : Data length       XXXX XXXXh         2E120h<br>2E120h       CAN0 Mailbox14 : Data length       XXXXXXXXXXXXh         2E120h       CAN0 Mailbox14 : Inte stamp       XXXX   |         | CANU Wallbox12 : Data length  | _        |             |
| 2EC8h<br>2EC9h<br>2EC0h<br>2EC0h       XXXXh         2ECCh<br>2ECDh       CAN0 Mailbox12 : Time stamp         2ECF       CAN0 Mailbox13 : Message ID         2ECh<br>2EDh       CAN0 Mailbox13 : Message ID         2EDh<br>2EDh       CAN0 Mailbox13 : Data length         2EDh       CAN0 Mailbox13 : Data length         2EDh       CAN0 Mailbox13 : Data field         2EDh       CAN0 Mailbox13 : Data field         2EDh       CAN0 Mailbox13 : Time stamp         2EDh       CAN0 Mailbox14 : Message ID         2EEhh       CAN0 Mailbox14 : Data length         2EEh       CAN0 Mailbox14 : Data length         2EEsh       CAN0 Mailbox14 : Data field         2EEsh       CAN0 Mailbox14 : Time stamp  |         |                               |          |             |
| 2EC9h<br>2EC0h<br>2EC0h       XXXXh         2ECCh<br>2ECDh<br>2ECDh       CAN0 Mailbox12 : Time stamp       XXXXh         2ECPh<br>2ED0h<br>2ED1<br>2ED3h       CAN0 Mailbox13 : Message ID       XXXX XXXXh         2ED4<br>2ED3h<br>2ED3h       CAN0 Mailbox13 : Data length       XXh         2ED6h<br>2ED3h<br>2ED3h       CAN0 Mailbox13 : Data length       XXh         2ED6h<br>2ED3h<br>2ED3h       CAN0 Mailbox13 : Data field       XXX XXXX         2ED6h<br>2ED6h<br>2ED6h       CAN0 Mailbox13 : Time stamp       XXXXh         2ED6h<br>2ED6h       CAN0 Mailbox13 : Time stamp       XXXXh         2ED7h<br>2ED7h<br>2ED8h       CAN0 Mailbox14 : Message ID       XXXXh         2EE9h<br>2EE0h       CAN0 Mailbox14 : Data field       XXXX XXXXh         2EE6h<br>2EE6h       CAN0 Mailbox14 : Data field       XXX XXXXXXXXXh         2EE7h<br>2EE8h       CAN0 Mailbox14 : Data field       XXh         XXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   | 2EC/11  | 4                             |          | XXXX XXXXN  |
| 2ECAh<br>2ECDh<br>2ECDh       XXXX         2ECCh<br>2ECPh       CAN0 Mailbox12 : Time stamp         2ECFh<br>2EDh<br>2EDh       CAN0 Mailbox13 : Message ID         2EDh<br>2EDh       CAN0 Mailbox13 : Data length         2EDah<br>2EDA       CAN0 Mailbox13 : Data length         2EDA       CAN0 Mailbox13 : Data field         2EDBh<br>2EDA       CAN0 Mailbox13 : Data field         2EDBh<br>2EDA       CAN0 Mailbox13 : Time stamp         2EDBh<br>2EDCh       CAN0 Mailbox13 : Time stamp         2EDBh<br>2EDDh       CAN0 Mailbox14 : Message ID         2EEBh<br>2EEDh       CAN0 Mailbox14 : Data length         2EEFh<br>2EEDh       CAN0 Mailbox14 : Data length         2EEFh<br>2EEAh       CAN0 Mailbox14 : Data length         2EEFh<br>2EECh       CAN0 Mailbox14 : Data length         2EEFh<br>2EECh       CAN0 Mailbox14 : Data length         2EEFh<br>2EECh       CAN0 Mailbox14 : Data field         2EEFh<br>2EECh       CAN0 Mailbox14 : Data field         2EEFh<br>2EECh       CAN0 Mailbox14 : Data field         2EEFh<br>2EECh       CAN0 Mailbox14 : Time stamp         2EEFh<br>2EECh       CAN0 Mailbox14 : Time stamp   |         | 4                             |          |             |
| 2ECBh<br>2ECDh<br>2ECDh<br>2ECDh       CAN0 Mailbox12 : Time stamp       XXXXh         2ECPh<br>2EDh<br>2EDh<br>2EDh<br>2EDh       CAN0 Mailbox13 : Message ID       XXX XXXh         2ED4<br>2ED3h<br>2ED3h       CMB13       XXXX XXXh         2ED4<br>2ED3h<br>2ED3h       XXN Mailbox13 : Data length       XXh         2ED6h<br>2ED6h<br>2ED6h<br>2ED6h       CAN0 Mailbox13 : Data field       XXh         2ED6h<br>2ED7h<br>2ED7h       CAN0 Mailbox13 : Time stamp       XXXX XXXh         2ED6h<br>2ED7h<br>2ED7h       CAN0 Mailbox13 : Time stamp       XXXh         2ED6h<br>2ED7h<br>2ED7h       CAN0 Mailbox14 : Message ID       XXXXh         2EE5h<br>2EE5h       CAN0 Mailbox14 : Data length       XXXX XXXh         XXXX       XXXXh       XXXXh         2EE5h<br>2EE6h       CAN0 Mailbox14 : Data length       XXXX XXXh         XXXX XXXh       XXXX XXXh       XXXX XXXh         XXXh       XXXX XXXh       XXXXh         XXXX XXXh       XXXX XXXh       XXXXh         XXXh       XXXX XXXh       XXXX XXXh         XXX XXXXh       XXXXh       XXXXh         XXXh       XXXXh       XXXXh         XXXX XXXh       XXXXh       XXXXh         XXXh       XXXXh       XXXXh         XXXh       XXXh       XXXh         XXX  |         | 4                             |          |             |
| 2ECCh       2ECh         2ECDh       CAN0 Mailbox12 : Time stamp         2ECFh       CAN0 Mailbox13 : Message ID         2ED0h       CAN0 Mailbox13 : Message ID         2ED1h       2ED3h         2ED3h       2ED4h         2ED3h       2ED4h         2ED4h       2ED4h         2ED5h       CAN0 Mailbox13 : Data length         2ED5h       CAN0 Mailbox13 : Data field         2ED6h       CAN0 Mailbox13 : Data field         2ED6h       CAN0 Mailbox13 : Time stamp         2ED6h       CAN0 Mailbox13 : Time stamp         2ED6h       CAN0 Mailbox14 : Message ID         2ED6h       CAN0 Mailbox14 : Message ID         2EE0h       CAN0 Mailbox14 : Data length         2EE2h       2EE6h         2EE5h       CAN0 Mailbox14 : Data length         2EE5h       CAN0 Mailbox14 : Data field         XXXX XXXXh       XXXX XXXh         2EE5h       CAN0 Mailbox14 : Data field         XXXX XXXh       XXXX XXXh         2EE5h       CAN0 Mailbox14 : Data field         XXXX XXXh       XXXX XXXh         2EE5h       CAN0 Mailbox14 : Data field         XXXX XXXh       XXXX XXXh         2EE5h       CAN0 Mailbox14 : Data   |         |                               |          |             |
| 2ECDh       ZECPh       XXXh         2ECFh       CAN0 Mailbox12 : Time stamp       XXXh         2ED0h       CAN0 Mailbox13 : Message ID       XXXx XXXxh         2ED2h       ZED3h       XXX XXXXXh         2ED3h       ZED4h       XXx         2ED3h       CAN0 Mailbox13 : Data length       XXh         2ED4h       ZED3h       XXh         2ED5h       CAN0 Mailbox13 : Data length       XXh         2ED6h       CAN0 Mailbox13 : Data field       XXX XXXXXh         2ED8h       ZEDAh       XXXXh         2ED6h       CAN0 Mailbox13 : Time stamp       XXXxh         2ED6h       CAN0 Mailbox13 : Time stamp       XXXxh         2ED6h       CAN0 Mailbox14 : Message ID       XXXXh         2ED6h       CAN0 Mailbox14 : Data length       XXX XXXXh         2EE2h       ZEE3h       XXXXh         2EE5h       CAN0 Mailbox14 : Data field       XXXX XXXXh         2EE5h       CAN0 Mailbox14 : Data field       XXXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   |         |                               |          |             |
| 2ECEh<br>2ECFh     CAN0 Mailbox12 : Time stamp     XXXXh       2EDh<br>2EDh<br>2EDh<br>2EDh<br>2EDah<br>2EDah<br>2EDah<br>2EDah<br>2EDah<br>2EDah<br>2EDbh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDBh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCh<br>2EDCCh<br>2EDCh<br>2EDCCh<br>2EDCh<br>2EDCH<br>2EDCH<br>2EDCH<br>2EDCH<br>2EDCH<br>2EDCH<br>2EDCH<br>2EDCH  |         |                               |          |             |
| 2ECFh     CANO Mailbox13 : Message ID     COMB13     XXXX XXXXh       2ED1h     2ED2h     COMB13     XXXX XXXXh       2ED2h     2ED3h     XXh     XXh       2ED3h     CANO Mailbox13 : Data length     XXh       2ED5h     CANO Mailbox13 : Data field     XXXX XXXX       2ED3h     XXh     XXXX XXXXh       2ED3h     XXXX XXXXh     XXXX XXXXh       2ED3h     XXXX XXXXh     XXXX XXXXh       2ED3h     XXXX XXXXh     XXXX XXXXh       2ED3h     XXXX XXXh     XXXXh       2E13h     XXXX XXXh     XXXXh       2E13h     XXh     XXXX XXXh       2E13h     XXh     XXXX XXXh       2E13h     XXh     XXXX       2E13h     XXh     XXXXh       2E13h     XXh     XXXh       2E13h     XXh     XXXXh       2E13h     XXh     XXXh       2E13h     XXh <td< td=""><td>2ECEh</td><td>CAN0 Mailbox12 : Time stamp</td><td></td><td>XXXXh</td></td<>  | 2ECEh   | CAN0 Mailbox12 : Time stamp   |          | XXXXh       |
| 2ED0h       CAN0 Mailbox13 : Message ID       COMB13       XXXX XXXXh         2ED1h       2ED3h       COMB13       XXXX XXXh         2ED3h       2ED4h       XXh       XXh         2ED5h       CAN0 Mailbox13 : Data length       XXh       XXXX XXXX         2ED6h       CAN0 Mailbox13 : Data field       XXh       XXXX XXXX         2ED7h       2ED8h       CAN0 Mailbox13 : Data field       XXXX XXXX         2ED8h       2ED0h       CAN0 Mailbox13 : Time stamp       XXXX XXXh         2ED7h       2ED6h       CAN0 Mailbox14 : Message ID       XXXXh         2ED7h       2ED6h       CAN0 Mailbox14 : Message ID       XXXXh         2EE0h       CAN0 Mailbox14 : Data length       XXXX XXXh         2EE3h       2EE6h       CAN0 Mailbox14 : Data field       XXX XXXXh         2EE6h       CAN0 Mailbox14 : Data field       XXXX XXXh         2EE6h       CAN0 Mailbox14 : Data field       XXXX XXXXh         2EE6h       CAN0 Mailbox14 : Time stamp       XXXXh         2EE6h       CAN0 Mailbox14 : Time stamp       XXXh   | 2ECFh   |                               |          |             |
| 2ED1h<br>2ED2h<br>2ED3h       XXh         2ED3h<br>2ED3h       CAN0 Mailbox13 : Data length         2ED5h<br>2ED7h<br>2ED8h<br>2ED8h<br>2ED8h<br>2ED8h<br>2ED0h<br>2ED0h       Nailbox13 : Data field         2ED8h<br>2ED0h<br>2ED0h<br>2ED0h       CAN0 Mailbox13 : Time stamp         2ED6h<br>2ED0h<br>2ED0h<br>2ED0h<br>2ED0h<br>2ED1h       CAN0 Mailbox13 : Time stamp         2E0ch<br>2ED8h<br>2ED8h<br>2ED8h<br>2ED8h       XXXX         2E00h<br>2ED0h<br>2ED8h       CAN0 Mailbox13 : Time stamp         2E00h<br>2ED8h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE3h<br>2EE0h<br>2EE0h       CAN0 Mailbox14 : Data length         XXX       XXXX XXXX         XXX       XXXX XXXX   | 2ED0h   | CAN0 Mailbox13 : Message ID   | C0MB13   | XXXX XXXXh  |
| 2ED3h  | 2ED1h   |                               |          |             |
| 2ED4h       XXh         2ED5h       CAN0 Mailbox13 : Data length         2ED6h       CAN0 Mailbox13 : Data field         2ED7h       ZED8h         2ED8h       ZEDAh         2EDBh       ZEDAh         2EDCh       ZEDFh         2EDFh       CAN0 Mailbox13 : Time stamp         2EDFh       ZEDFh         2EDFh       CAN0 Mailbox14 : Message ID         2EE2h       ZEE2h         2EE2h       CAN0 Mailbox14 : Data length         2EE2h       ZEE3h         2EE6h       CAN0 Mailbox14 : Data length         2EE8h       ZEE8h         2EE8h       CAN0 Mailbox14 : Data field         XXh       XXX XXXX         2EE8h       CAN0 Mailbox14 : Data field         XXh       XXX XXXX         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       ZEEAh         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       ZEEAh         2EEBh       CAN0 Mailbox14 : Time stamp         XXXXh       XXXXh   |         | ]                             |          |             |
| 2ED5h       CAN0 Mailbox13 : Data length         2ED6h       CAN0 Mailbox13 : Data field         2ED7h       2ED8h         2ED9h       2ED9h         2ED8h       2ED9h         2ED0h       2ED0h         2ED7h       2ED8h         2ED0h       2ED8h         2ED0h       2ED8h         2ED0h       2ED6h         2ED7h       XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX  |         |                               |          |             |
| 2ED6h       CAN0 Mailbox13 : Data field       XXXX XXXX         2ED7h       XXXX XXXX         2ED8h       ZEDAh         2EDAh       ZEDAh         2EDAh       ZEDCh         2EDCh       ZEDCh         2EDFh       CAN0 Mailbox13 : Time stamp         2EDFh       CAN0 Mailbox13 : Time stamp         2EDFh       CAN0 Mailbox14 : Message ID         2EE2h       ZEE2h         2EE2h       CAN0 Mailbox14 : Data length         2EE3h       ZEE3h         2EE4h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Time stamp         2EE8h       CAN0 Mailbox14 : Time stamp         2EEBh       CAN0 Mailbox14 : Time stamp   |         |                               |          |             |
| ZED7h       ZED8h         ZED9h       ZEDAh         ZEDBh       ZEDCh         ZEDDh       XXXX XXXh         ZEDFh       CAN0 Mailbox13 : Time stamp         ZEDFh       CAN0 Mailbox13 : Time stamp         ZEDFh       CAN0 Mailbox14 : Message ID         ZEE2h       ZEE2h         ZEE2h       COMB14         ZEE2h       XXXX XXXh         ZEE3h       ZEE4h         ZEE5h       CAN0 Mailbox14 : Data length         ZEE8h       ZEE8h         ZEE8h       CAN0 Mailbox14 : Data field         ZEE8h       ZEE8h         ZEE8h       CAN0 Mailbox14 : Data field         ZEE8h       ZEE8h         ZEEBh       CAN0 Mailbox14 : Time stamp         ZEEBh       CAN0 Mailbox14 : Time stamp  |         | CANO Mailbox13 : Data length  |          |             |
| ZED8h       ZED9h         ZED9h       ZEDBh         ZEDDh       ZEDDh         ZEDFh       CAN0 Mailbox13 : Time stamp         ZEDFh       CAN0 Mailbox14 : Message ID         ZEE2h       ZEE2h         ZEE3h       COMB14         ZEE2h       XXXX XXXXh         ZEE2h       ZEE3h         ZEE3h       ZEE4h         ZEE5h       CAN0 Mailbox14 : Data length         ZEE8h       ZEE8h         ZEE8h       ZEE0h         ZEE8h       ZEE8h         ZEE8h       ZEE8h         ZEE8h       ZEE8h         ZEE8h       ZEE8h         ZEE8h       ZEE8h         ZEE8h       XXXXh   |         | CANU Mailbox13 : Data field   |          |             |
| 2ED9h         2EDAh         2EDBh         2EDCh         2EDEh         2EDFh         CAN0 Mailbox13 : Time stamp         2EDFh         2EDFh         CAN0 Mailbox14 : Message ID         2EE2h         2EE2h         2EE3h         2EE4h         2EE5h         CAN0 Mailbox14 : Data length         2EE7h         2EE8h         2EE8h <tr< td=""><td></td><td>4</td><td></td><td>XXXX XXXXh</td></tr<>  |         | 4                             |          | XXXX XXXXh  |
| 2EDAh       2EDBh         2EDCh       2EDDh         2EDDh       CAN0 Mailbox13 : Time stamp         2EDFh       CAN0 Mailbox14 : Message ID         2EE2h       COMB14         2EE2h       CAN0 Mailbox14 : Message ID         2EE2h       COMB14         2EE2h       CAN0 Mailbox14 : Data length         2EE6h       CAN0 Mailbox14 : Data length         2EE7h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       ZEE9h         2EEBh       CAN0 Mailbox14 : Time stamp  |         | 4                             |          |             |
| 2EDBh       2EDCh         2EDDh       CAN0 Mailbox13 : Time stamp         2EDFh       CAN0 Mailbox13 : Time stamp         2EE0h       CAN0 Mailbox14 : Message ID         2EE1h       COMB14         2EE2h       COMB14         2EE2h       CAN0 Mailbox14 : Data length         2EE3h       ZEE6h         2EE6h       CAN0 Mailbox14 : Data length         2EE7h       CAN0 Mailbox14 : Data field         2EE8h       ZEE9h         2EE8h       ZEE8h         2EE8h       ZEEBh         2EE0h       CAN0 Mailbox14 : Time stamp  |         | 4                             |          |             |
| 2EDCh       2EDDh         2EDDh       CAN0 Mailbox13 : Time stamp         2EDFh       XXXXh         2EDFh       CAN0 Mailbox14 : Message ID         2EE1h       COMB14         2EE2h       COMB14         2EE2h       CAN0 Mailbox14 : Data length         2EE4h       XXh         2EE5h       CAN0 Mailbox14 : Data length         2EE6h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       ZEE8h         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       CAN0 Mailbox14 : Data field         2EE8h       ZEEBh         2EEBh       CAN0 Mailbox14 : Time stamp  |         | 4                             |          |             |
| 2EDDh       ZEDEh       CAN0 Mailbox13 : Time stamp       XXXXh         2EDFh       CAN0 Mailbox14 : Message ID       XXXX h         2EE1h       COMB14       XXXX XXXh         2EE2h       COMB14       XXXX XXXh         2EE3h       CAN0 Mailbox14 : Data length       XXh         2EE5h       CAN0 Mailbox14 : Data length       XXh         2EE6h       CAN0 Mailbox14 : Data field       XXXX XXXX         2EE8h       ZEE8h       XXXX XXXX         2EE8h       ZEE8h       XXXX XXXX         2EEBh       ZEEBh       XXN Mailbox14 : Time stamp       XXXXh  |         | 4                             |          |             |
| 2EDEh       CAN0 Mailbox13 : Time stamp       XXXXh         2EDFh       CAN0 Mailbox14 : Message ID       COMB14         2EE1h       CEE3h       COMB14         2EE2h       CAN0 Mailbox14 : Data length       XXX XXXXh         2EE3h       CAN0 Mailbox14 : Data length       XXXh         2EE6h       CAN0 Mailbox14 : Data field       XXh         2EE8h       CAN0 Mailbox14 : Data field       XXXX XXXX         2EE8h       ZEE8h       XXX XXXXX         2EE8h       ZEEAh       XXX XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX   |         | 4                             |          |             |
| 2EDFh       2EE0h         2EE0h       CAN0 Mailbox14 : Message ID       XXXX XXXh         2EE2h       COMB14       XXXX XXXh         2EE3h       2EE3h       Xh         2EE6h       CAN0 Mailbox14 : Data length       XXh         2EE7h       CAN0 Mailbox14 : Data field       XXh         2EE8h       CAN0 Mailbox14 : Data field       XXXX XXXX         2EE8h       2EE8h       XXXX XXXXh         2EEBh       2EEDh       XXN Mailbox14 : Time stamp       XXXX XXXh   |         | CANO Mailbox13 : Time stamp   |          | XXXXh       |
| 2EE0h       CAN0 Mailbox14 : Message ID       COMB14       XXXX XXXXh         2EE1h       2EE3h       2EE3h       2EE3h       2EE3h         2EE3h       2EE5h       CAN0 Mailbox14 : Data length       XXh       XXh         2EE6h       CAN0 Mailbox14 : Data field       XXh       XXh       XXh         2EE7h       CAN0 Mailbox14 : Data field       XXh       XXXX XXXX         2EE8h       2EE9h       2EEAh       XXX XXXXh         2EEBh       2EEDh       ZEEDh       XXX0 Mailbox14 : Time stamp       XXXXh   |         |                               |          |             |
| 2EE1h       2EE2h         2EE3h       2EE4h         2EE5h       CAN0 Mailbox14 : Data length         2EE6h       CAN0 Mailbox14 : Data field         2EE7h       2EE8h         2EE8h       XXX         2EE9h       ZEEAh         2EE8h       ZEE8h         2EE8h       ZEEAh         2EEBh       ZEEBh         2EEDh       ZEEBh         2EEEh       CAN0 Mailbox14 : Time stamp   |         | CAN0 Mailbox14 : Message ID   | C0MB14   | XXXX XXXXh  |
| 2EE2h         2EE3h         2EE4h         2EE5h       CAN0 Mailbox14 : Data length         2EE6h       CAN0 Mailbox14 : Data field         2EE7h       XXh         2EE8h       XXX XXXX         2EE8h       XXXX XXXX         2EECh       XXXX XXXX         2EEEh       CAN0 Mailbox14 : Time stamp  |         |                               | 00       |             |
| 2EE3h         2EE4h         2EE5h       CAN0 Mailbox14 : Data length         2EE6h       CAN0 Mailbox14 : Data field         2EE7h       XXh         2EE7h       XXX XXXX         2EE8h       XXX XXXX         2EE9h       XXX         2EE8h       XXXX XXXX         2EE8h       XXXX XXXX         2EE8h       XXXX XXXX         2EEBh       XXXX XXXX         2EEDh       XXXX XXXX         2EEEh       CAN0 Mailbox14 : Time stamp   |         | 1                             |          |             |
| 2EE4h     XXh       2EE5h     CAN0 Mailbox14 : Data length     XXh       2EE6h     CAN0 Mailbox14 : Data field     XXXX XXXX       2EE7h     XXXX XXXX     XXXX XXXX       2EE8h     2EE8h       2EEAh     2EECh       2EEDh     ZEEBh       2EEBh     ZEEBh       2EEBh     XXX XXXX       2EEBh       2EEBh     XXXX   |         | 1                             |          |             |
| 2EE5h       CAN0 Mailbox14 : Data length       XXh         2EE6h       CAN0 Mailbox14 : Data field       XXXX XXXX         2EE7h       2EE8h       XXX XXXXXh         2EE8h       2EEBh       2EECh         2EE2h       2EEDh       XXXX XXX         2EE2h       2EE2h       XXXX XXXXh         2EE2h       XXXX XXXXh       XXXXXXXh         2EE2h       XXXX XXXXh       XXXXh   | 2EE4h   |                               |          |             |
| 2EE6h       CAN0 Mailbox14 : Data field       XXXX XXXX         2EE7h       2EE8h       XXXX XXXXh         2EE9h       2EEAh       2EECh         2EEEh       CAN0 Mailbox14 : Time stamp       XXXX XXXh   |         | CAN0 Mailbox14 : Data length  |          | XXh         |
| 2EE7h       XXXX XXXXh         2EE8h       XXXX XXXXh         2EEAh       2EEBh         2EECh       2EECh         2EEEh       CAN0 Mailbox14 : Time stamp         XXXX XXXh       XXXXh  |         | CAN0 Mailbox14 : Data field   |          | XXXX XXXX   |
| 2EE8h       2EE9h       2EEAh       2EEBh       2EECh       2EEDh       2EEEh       CAN0 Mailbox14 : Time stamp  |         |                               |          |             |
| 2EEAh       2EEBh       2EECh       2EEDh       2EEEh       2EEEh       XXXXh  |         |                               |          |             |
| 2EEBh       2EECh       2EEDh       2EEEh       CAN0 Mailbox14 : Time stamp       XXXXh  |         |                               |          |             |
| 2EECh     2EEDh       2EEEh     CAN0 Mailbox14 : Time stamp       XXXXh  |         |                               |          |             |
| 2EEDh  |         |                               |          |             |
| 2EEEh CAN0 Mailbox14 : Time stamp XXXXh  |         | 4                             |          |             |
|  |         |                               |          |             |
|  |         | CANU Malibox14 : Time stamp   |          | XXXXN       |
|  | ZEEFN   |                               |          |             |

X : UndefinedNote:1. The blank areas are reserved and cannot be accessed by users.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010



| Table 4.16 | SFR Information (16) <sup>(1)</sup> |
|------------|-------------------------------------|
|------------|-------------------------------------|

| Address        | Register                                 | Symbol     | After reset                             |
|----------------|--|------------|---|
|                | CAN0 Mailbox15 : Message ID              | C0MB15     | XXXX XXXXh                              |
| 2EF1h          |  |            |   |
| 2EF2h          |  |            |   |
| 2EF3h          |  |            |   |
| 2EF4h          |  |            |   |
|                | CAN0 Mailbox15 : Data length             |            | XXh                                     |
|                | CANO Mailbox15 : Data field              |            | XXXX XXXX                               |
| 2EF7h          | CANO Malibox 13 . Data lielu             |            |   |
|                |  |            | XXXX XXXXh                              |
| 2EF8h          |  |            |   |
| 2EF9h          |  |            |   |
| 2EFAh          |  |            |   |
| 2EFBh          |  |            |   |
| 2EFCh          |  |            |   |
| 2EFDh          |  |            |   |
| 2EFEh          | CAN0 Mailbox15 : Time stamp              |            | XXXXh                                   |
| 2EFFh          | ·  |            |   |
| 2F00h          |  |            |   |
| 2F01h          |  |            |   |
| 2F02h          |  |            |   |
| 2F03h          |  |            |   |
| 2F03h          |  |            |   |
|                |  |            |   |
| 2F05h          |  |            |   |
| 2F06h          |  |            |   |
| 2F07h          |  |            |   |
| 2F08h          |  |            |   |
| 2F09h          |  |            |   |
| 2F0Ah          |  |            |   |
| 2F0Bh          |  |            |   |
| 2F0Ch          |  | T T        |   |
| 2F0Dh          |  |            |   |
| 2F0Eh          |  |            |   |
| 2F0Fh          |  |            |   |
|                | CAN0 Mask Register 0                     | COMKRO     | XXXX XXXXh                              |
|                | CANO Mask Register 0                     | CONIKRO    |   |
| 2F11h          |  |            |   |
| 2F12h          |  |            |   |
| 2F13h          |  |            |   |
|                | CAN0 Mask Register 1                     | C0MKR1     | XXXX XXXXh                              |
| 2F15h          |  |            |   |
| 2F16h          |  |            |   |
| 2F17h          |  |            |   |
| 2F18h          | CAN0 Mask Register 2                     | C0MKR2     | XXXX XXXXh                              |
| 2F19h          | 5  |            |   |
| 2F1Ah          |  |            |   |
| 2F1Bh          |  |            |   |
|                | CAN0 Mask Register 3                     | C0MKR3     | XXXX XXXXh                              |
| 2F1Dh          | or the mask register o                   | Committo   | /////////////////////////////////////// |
|                |  |            |   |
| 2F1Eh          |  |            |   |
| 2F1Fh          |  |            |   |
|                | CAN0 FIFO Received ID Compare Register 0 | COFIDCR0   | XXXX XXXXh                              |
| 2F21h          |  |            |   |
| 2F22h          |  |            |   |
| 2F23h          |  |            |   |
| 2F24h          | CAN0 FIFO Received ID Compare Register 1 | C0FIDCR1   | XXXX XXXXh                              |
| 2F25h          |  |            |   |
| 2F26h          |  |            |   |
| 2F27h          |  |            |   |
| 2F28h          |  |            |   |
| 2F29h          |  |            |   |
|                | CAN0 Mask Invalid Register               | C0MKIVLR   | XXXXh                                   |
| 2F2An<br>2F2Bh | UNING MIGSIN ITTAILU INEGISIEI           | COIVITY LT |   |
|                |  |            |   |
| 2F2Ch          |  |            |   |
| 2F2Dh          |  |            |   |
|                | CAN0 Mailbox Interrupt Enable Register   | COMIER     | XXXXh                                   |
| 2F2Fh          |  |            |   |
|                | CAN0 Message Control Register 0          | COMCTLO    | 00h                                     |
| 2F31h          | CAN0 Message Control Register 1          | C0MCTL1    | 00h                                     |
|                | CAN0 Message Control Register 2          | C0MCTL2    | 00h                                     |
|                | CANO Message Control Register 3          | COMCTL3    | 00h                                     |
|                | CANO Message Control Register 4          | COMCTL4    | 00h                                     |
|                | CANO Message Control Register 5          | COMCTL4    | 00h                                     |
|                |  |            |   |
|                | CANO Message Control Register 6          | COMCTL6    | 00h                                     |
| 2F37h          | CAN0 Message Control Register 7          | COMCTL7    | 00h                                     |
|                | CAN0 Message Control Register 8          | C0MCTL8    | 00h                                     |
| 2F39h          | CAN0 Message Control Register 9          | COMCTL9    | 00h                                     |
|                | CAN0 Message Control Register 10         | C0MCTL10   | 00h                                     |

X : Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.

#### Table 4.17 SFR Information (17)<sup>(1)</sup>

| Address | Register                                    | Symbol   | After reset |
|---------|---|----------|-------------|
| 2F3Bh   | CAN0 Message Control Register 11            | C0MCTL11 | 00h         |
| 2F3Ch   | CAN0 Message Control Register 12            | C0MCTL12 | 00h         |
| 2F3Dh   | CAN0 Message Control Register 13            | C0MCTL13 | 00h         |
| 2F3Eh   | CAN0 Message Control Register 14            | C0MCTL14 | 00h         |
| 2F3Fh   | CAN0 Message Control Register 15            | C0MCTL15 | 00h         |
| 2F40h   | CAN0 Control Register                       | COCTLR   | 0000 0101b  |
| 2F41h   |   |          | 0000 0000b  |
| 2F42h   | CAN0 Status Register                        | COSTR    | 0000 0101b  |
| 2F43h   |   |          | 0000 0000b  |
| 2F44h   | CAN0 Bit Configuration Register             | COBCR    | 00 0000h    |
| 2F45h   |   |          |             |
| 2F46h   |   |          |             |
| 2F47h   |   |          |             |
| 2F48h   | CAN0 Receive FIFO Control Register          | CORFCR   | 1000 0000b  |
| 2F49h   | CAN0 Receive FIFO Pointer Control Register  | CORFPCR  | XXh         |
| 2F4Ah   | CAN0 Transmit FIFO Control Register         | COTFCR   | 1000 0000b  |
| 2F4Bh   | CAN0 Transmit FIFO Pointer Control Register | COTFPCR  | XXh         |
| 2F4Ch   | CAN0 Error Interrupt Enable Register        | COEIER   | 00h         |
| 2F4Dh   | CAN0 Error Interrupt Factor Judge Register  | COEIFR   | 00h         |
| 2F4Eh   | CAN0 Reception Error Count Register         | CORECR   | 00h         |
| 2F4Fh   | CAN0 Transmission Error Count Register      | COTECR   | 00h         |
| 2F50h   | CAN0 Error Code Store Register              | COECSR   | 00h         |
| 2F51h   | CAN0 Channel Search Support Register        | COCSSR   | XXh         |
| 2F52h   | CAN0 Mailbox Search Status Register         | COMSSR   | 1000 0000b  |
| 2F53h   | CAN0 Mailbox Search Mode Register           | COMSMR   | 00h         |
| 2F54h   | CAN0 Time Stamp Register                    | COTSR    | 0000h       |
| 2F55h   |   |          |             |
| 2F56h   | CAN0 Acceptance Filter Support Register     | COAFSR   | XXXXh       |
| 2F57h   | ]   |          |             |
| 2F58h   | CAN0 Test Control Register                  | COTCR    | 00h         |
| :       |   |          |             |
| 2FFFh   |   |          |             |

Note:

1. The blank areas are reserved and cannot be accessed by users.

#### **Table 4.18 ID Code Areas and Option Function Select Area**

| Address    | Area Name                         | Symbol | After Reset |
|------------|-----------------------------------|--------|-------------|
|            |                                   |        |             |
| FFDBh      | Option Function Select Register 2 | OFS2   | (Note 1)    |
|            |                                   |        |             |
| FFDFh      | ID1                               |        | (Note 2)    |
| FFE3h      | ID2                               |        | (Note 2)    |
| · ·        | IDZ                               |        | (Note 2)    |
| FFEBh      | ID3                               |        | (Note 2)    |
| :          |                                   |        | ( )         |
| FFEFh      | ID4                               |        | (Note 2)    |
| :          |                                   |        |             |
| FFF3h      | ID5                               |        | (Note 2)    |
| :          |                                   |        |             |
| FFF7h      | ID6                               |        | (Note 2)    |
| :<br>FFFBh |                                   |        | (Note 2)    |
| - LLLRU    | ID7                               |        | (Note 2)    |
| FFFFh      | Option Function Select Register   | OFS    | (Note 1)    |

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh.

2. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

REJ03B0312-0010 Rev.0.10 Apr 09, 2010



# 5. Electrical Characteristics

| Table 5.1 Abs | olute Maximum Ratings |
|---------------|-----------------------|
|---------------|-----------------------|

| Symbol   | Parameter                     | Condition                                      | Rated Value                                       | Unit |
|----------|-------------------------------|--|---|------|
| Vcc/AVcc | Supply voltage                |  | -0.3 to 6.5                                       | V    |
| VI       | Input voltage <sup>(1)</sup>  |  | -0.3 to Vcc + 0.3                                 | V    |
| IIN      | Input current <sup>(1)</sup>  | (2, 3, 4)                                      | -4 to 4   | mA   |
| Vo       | Output voltage                |  | -0.3 to Vcc + 0.3                                 | V    |
| Pd       | Power dissipation             | $-40 \ ^{\circ}C \le T_{opr} < 85 \ ^{\circ}C$ | 300   | mW   |
|          |                               | $85~^\circ C \leq T_{opr} < 125~^\circ C$      | 125   | mW   |
| Topr     | Operating ambient temperature |  | -40 to 85 (J version) /<br>-40 to 125 (K version) | °C   |
| Tstg     | Storage temperature           |  | -65 to 150  | °C   |

Notes:

1. Meet the specified range for the input voltage or the input current.

2. Applicable ports: P0 to P2, P3\_0, P3\_1, P3\_3 to P3\_5, P3\_7, P4\_3 to P4\_5, P6

3. The total input current must be 12 mA or less.

4. Even if no voltage is supplied to Vcc, the input current may cause the MCU to be powered on and operate. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.



| Symbol    | Parameter  |                 | Conditions                          | Standard                            |  |          | Unit |          |      |
|-----------|--|-----------------|-------------------------------------|-------------------------------------|--|----------|------|----------|------|
| Symbol    |  | Γd              | llameter                            |                                     | Conditions   | Min.     | Тур. | Max.     | Unit |
| Vcc/AVcc  | Supply voltage   |                 |                                     |                                     | 2.7  | _        | 5.5  | V        |      |
| Vss/AVss  | Supply voltage   |                 |                                     |                                     |  | -        | 0    | -        | V    |
| Vih       | Input "H" voltage                                      | Other that      | an CMOS inpu                        | t                                   |  | 0.8 Vcc  | _    | Vcc      | V    |
|           |  | CMOS            | Input level                         | Input level selection               | $4.0~V \leq Vcc \leq 5.5~V$                        | 0.5 Vcc  | _    | Vcc      | V    |
|           |  | input           | switching                           | : 0.35 Vcc                          | $2.7~V \leq Vcc < 4.0~V$                           | 0.55 Vcc | -    | Vcc      | V    |
|           |  |                 | function                            | Input level selection               | $4.0~V \leq Vcc \leq 5.5~V$                        | 0.65 Vcc | _    | Vcc      | V    |
|           |  |                 | (I/O port)                          | : 0.5 Vcc                           | $2.7~V \leq Vcc < 4.0~V$                           | 0.7 Vcc  | -    | Vcc      | V    |
|           |  |                 |                                     | Input level selection               | $4.0~V \leq Vcc \leq 5.5~V$                        | 0.85 Vcc | _    | Vcc      | V    |
|           |  |                 |                                     | : 0.7 Vcc                           | $2.7~V \leq Vcc < 4.0~V$                           | 0.85 Vcc | -    | Vcc      | V    |
|           |  | External        | clock input (2                      | XOUT)                               |  | 1.2      | -    | Vcc      | V    |
| VIL       | Input "L" voltage                                      | Other that      | an CMOS inpu                        | t                                   |  | 0        | -    | 0.2 Vcc  | V    |
|           |  | input sw<br>fur | Input level                         | Input level selection<br>: 0.35 Vcc | $4.0~V \leq Vcc \leq 5.5~V$                        | 0        | _    | 0.2 Vcc  | V    |
|           |  |                 | switching<br>function<br>(I/O port) |                                     | $2.7~V \leq Vcc < 4.0~V$                           | 0        | -    | 0.2 Vcc  | V    |
|           |  |                 |                                     | Input level selection<br>: 0.5 Vcc  | $4.0~V \leq Vcc \leq 5.5~V$                        | 0        | _    | 0.4 Vcc  | V    |
|           |  |                 |                                     |                                     | $2.7~V \leq Vcc < 4.0~V$                           | 0        | -    | 0.3 Vcc  | V    |
|           |  |                 |                                     | Input level selection<br>: 0.7 Vcc  | $4.0~V \leq Vcc \leq 5.5~V$                        | 0        | _    | 0.55 Vcc | V    |
|           |  |                 |                                     |                                     | $2.7~V \leq Vcc < 4.0~V$                           | 0        | -    | 0.45 Vcc | V    |
|           |  | External        | clock input (2                      | XOUT)                               |  | 0        | -    | 0.4      | V    |
| IOH(sum)  | Peak sum output  | "H"             | Sum of all p                        | ins IOH(peak)                       |  | -        | -    | -80      | mA   |
| IOH(sum)  | Average sum outp                                       | ut "H"          | Sum of all p                        | ins IOH(avg)                        |  | -        | -    | -40      | mA   |
| IOH(peak) | Peak output "H" c                                      | urrent          |                                     |                                     |  | -        | -    | -10      | mA   |
| IOH(avg)  | Average output "H                                      | H" current      |                                     |                                     |  | -        | -    | -5       | mA   |
| IOL(sum)  | Peak sum output  | "L"             | Sum of all p                        | ins IOL(peak)                       |  | -        | -    | 80       | mA   |
| IOL(sum)  | Average sum outp                                       | out "L"         | Sum of all p                        | ins IOL(avg)                        |  | -        | -    | 40       | mA   |
| IOL(peak) | Peak output "L" c                                      | put "L" current |                                     |                                     | -  | -        | 10   | mA       |      |
| IOL(avg)  | Average output "L" current                             |                 |                                     |                                     | -  | -        | 5    | mA       |      |
| f(XIN)    | XIN clock input oscillation frequency                  |                 |                                     | $2.7~V \leq Vcc \leq 5.5~V$         | -  | -        | 20   | MHz      |      |
| fOCO40M   | When used as the count source for timer RC or timer RD |                 |                                     | $2.7~V \leq Vcc \leq 5.5~V$         | 32   | -        | 40   | MHz      |      |
| fOCO-F    | fOCO-F frequenc  | у               |                                     |                                     | $2.7~V \leq Vcc \leq 5.5~V$                        | -        | _    | 20       | MHz  |
| -         | System clock free                                      | luency          |                                     |                                     | $2.7~V \leq Vcc \leq 5.5~V$                        | -        | _    | 20       | MHz  |
| f(BCLK)   | CPU clock freque                                       | ncy             |                                     |                                     | $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | -        | -    | 20       | MHz  |

| Table 5.2 | Recommended | Operating | Conditions ( | (1) | ) |
|-----------|-------------|-----------|--------------|-----|---|
|-----------|-------------|-----------|--------------|-----|---|

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

| Symbol | Parameter                       |   | Conditions       | :    | Unit |      |      |
|--------|---------------------------------|---|------------------|------|------|------|------|
| Symbol |                                 |   | Conditions       | Min. | Тур. | Max. | Unit |
| IIC(H) | High input injection<br>current | P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7,<br>P4_3 to P4_5, P6 | $V_{I} > V_{CC}$ | -    | -    | 2    | mA   |
| lic(l) | Low input injection<br>current  | P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7,<br>P4_3 to P4_5, P6 | $V_{I} > V_{SS}$ | -    | -    | -2   | mA   |
| Σ IIC  | Total injection curre           | Total injection current                                       |                  | -    | -    | 8    | mA   |

| Table 5.3 | Recommended Operating Conditions (2) |
|-----------|--------------------------------------|
|-----------|--------------------------------------|

1. Vcc = 2.7 to 5.5 V at  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.




Figure 5.1 Ports P0 to P2, P3\_0, P3\_1, P3\_3 to P3\_5, P3\_7, P4\_2 to P4\_7, and P6 Timing Measurement Circuit



| Cumahal       | Desemator                 |             | Cana   | litione                                |      | Standard | ł    | Unit |
|---------------|---------------------------|-------------|--|--|------|----------|------|------|
| Symbol        | Parameter                 |             | Cond   | Conditions                             |      | Тур.     | Max. | Unit |
| _             | Resolution                |             | Vref = AVCC  |  | -    | -        | 10   | Bit  |
| -             | Absolute accuracy         | 10-bit mode | Vref = AVCC = 5.0 V                                  | AN0 to AN7 input,<br>AN8 to AN11 input | -    | -        | ±3   | LSB  |
|               |                           |             | Vref = AVcc = 3.0 V                                  | AN0 to AN7 input,<br>AN8 to AN11 input | -    | -        | ±5   | LSB  |
|               |                           | 8-bit mode  | Vref = AVcc = 5.0 V                                  | AN0 to AN7 input,<br>AN8 to AN11 input | -    | -        | ±2   | LSB  |
|               |                           |             | Vref = AVcc = 3.0 V                                  | AN0 to AN7 input,<br>AN8 to AN11 input | -    | _        | ±2   | LSB  |
| φAD           | A/D conversion clock      |             | $4.0 \leq V_{ref} = AV_{CC} = \leq$                  | 5.5 (2)                                | 2    | -        | 20   | MHz  |
|               |                           |             | $2.7 \le V_{ref} = AV_{CC} = \le 5.5$ <sup>(2)</sup> |  | 2    | -        | 10   | MHz  |
| -             | Tolerance level impedance | 1           |  |  | -    | 3        | -    | kΩ   |
| Ivref         | Vref current              |             | Vcc = 5.0 V, XIN = f1                                | = \$\phi AD = 20 MHz                   | -    | 45       | -    | μA   |
| tCONV         | Conversion time           | 10-bit mode | $V_{ref} = AVCC = 5.0 V, c$                          | ∮AD = 20 MHz                           | 2.2  | -        | -    | μS   |
|               |                           | 8-bit mode  | $V_{ref} = AVCC = 5.0 V, c$                          | ∮AD = 20 MHz                           | 2.2  | -        | -    | μS   |
| <b>t</b> SAMP | Sampling time             |             | φAD = 20 MHz   |  | 0.75 | -        | -    | μS   |
| Vref          | Reference voltage         |             |  |  | 2.7  | -        | AVcc | V    |
| VIA           | Analog input voltage (3)  |             |  |  | 0    | -        | Vref | V    |
| OCVREF        | On-chip reference voltage |             | $2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$  | lz                                     | 1.14 | 1.34     | 1.54 | V    |

## Table 5.4 A/D Converter Characteristics

Notes:

1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-consumption current mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.

3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

| REJ03B0312-0010 | Rev.0.10 |
|-----------------|----------|
| Apr 09, 2010    |          |



5. Electrical Characteristics

| Symbol               | Parameter  | Conditions                                |           | Unit |                                   |       |  |
|----------------------|--|---|-----------|------|-----------------------------------|-------|--|
| Symbol               | Parameter  | Conditions                                | Min.      | Тур. | Max.                              | Onit  |  |
| -                    | Program/erase endurance (2)  | R8C/34X, R8C/34Z Group                    | 100 (3)   | -    | -                                 | times |  |
|                      |  | R8C/34W, R8C/34Y Group                    | 1,000 (3) | -    | -                                 | times |  |
| _                    | Byte program time (program/erase endurance $\leq$ 1,000 times)         |   | -         | 60   | 300                               | μS    |  |
| -                    | Byte program time<br>(program/erase endurance > 1,000 times)           |   | -         | 60   | 500                               | μS    |  |
| -                    | Word program time<br>(program/erase endurance ≤ 1,000 times)           |   | -         | 100  | 400                               | μS    |  |
| -                    | Word program time<br>(program/erase endurance > 1,000 times)           |   | -         | 100  | 650                               | μS    |  |
| -                    | Block erase time   |   | -         | 0.3  | 4                                 | S     |  |
| td(SR-SUS)           | Time delay from suspend request until suspend                          |   | -         | -    | 5+CPU clock ×<br>3 cycles         | ms    |  |
| -                    | Interval from erase start/restart until<br>following suspend request   |   | 0         | -    | -                                 | μS    |  |
| _                    | Time from suspend until erase restart                                  |   | -         | _    | 30+CPU clock ×<br>1 cycle         | μS    |  |
| td(CMDRST-<br>READY) | Time from when command is forcibly terminated until reading is enabled |   | -         | _    | 30+CPU clock ×<br>1 cycle         | μS    |  |
| -                    | Program, erase voltage   |   | 2.7       | -    | 5.5                               | V     |  |
| _                    | Read voltage   |   | 2.7       | -    | 5.5                               | V     |  |
| _                    | Program, erase temperature   |   | -40       | -    | 85 (J version)<br>125 (K version) | °C    |  |
| -                    | Data hold time (7)   | Ambient temperature = $55^{\circ}C^{(8)}$ | 20        | -    | -                                 | year  |  |

#### Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version) (under consideration), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000), each block can be erased n times. For example, if 1,024 1byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.

8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.



| Symbol               | Parameter  | Conditions                                 |            | Unit |                                   |       |
|----------------------|--|--|------------|------|-----------------------------------|-------|
| Symbol               | Parameter  | Conditions                                 | Min.       | Тур. | Max.                              | Unit  |
| -                    | Program/erase endurance (2)  |  | 10,000 (3) | -    | -                                 | times |
| -                    | Byte program time (program/erase endurance $\leq$ 1,000 times)         |  | -          | 160  | 950                               | μS    |
| -                    | Byte program time<br>(program/erase endurance > 1,000 times)           |  | -          | 300  | 950                               | μS    |
| -                    | Block erase time<br>(program/erase endurance ≤ 1,000 times)            |  | -          | 0.2  | 1                                 | S     |
| -                    | Block erase time<br>(program/erase endurance > 1,000 times)            |  | -          | 0.3  | 1                                 | S     |
| td(SR-SUS)           | Time delay from suspend request until suspend                          |  | -          | -    | 3+CPU clock ×<br>3 cycles         | ms    |
| -                    | Interval from erase start/restart until<br>following suspend request   |  | 0          | -    | _                                 | μS    |
| _                    | Time from suspend until erase restart                                  |  | -          | -    | 30+CPU clock ×<br>1 cycle         | μS    |
| td(CMDRST-<br>READY) | Time from when command is forcibly terminated until reading is enabled |  | -          | -    | 30+CPU clock ×<br>1 cycle         | μS    |
| -                    | Program, erase voltage   |  | 2.7        | _    | 5.5                               | V     |
| -                    | Read voltage   |  | 2.7        | -    | 5.5                               | V     |
| -                    | Program, erase temperature   |  | -40        | -    | 85 (J version)<br>125 (K version) | °C    |
| -                    | Data hold time (7)   | Ambient temperature = 55 °C <sup>(8)</sup> | 20         | -    | -                                 | year  |

| Table 5.6 | Flash Memory | (Data flash Block A to Block D | ) Electrical Characteristics |
|-----------|--------------|--------------------------------|------------------------------|
|-----------|--------------|--------------------------------|------------------------------|

1. Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000, 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.


However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.



RENESAS

| Table 5.7 | Voltage Detection 0 Circuit Electrical Characteristics |
|-----------|--|
|           | Voltage Detection V Oncult Liectrical Onalacteristics  |

| Symbol  | Parameter  | Condition   |      | Unit |      |      |
|---------|--|---|------|------|------|------|
|         | Farameter  | Condition   | Min. | Тур. | Max. | Unit |
| Vdet0   | Voltage detection level  | At the falling of Vcc                             | 2.70 | 2.85 | 3.00 | V    |
| -       | Voltage detection 0 circuit response time <sup>(3)</sup>       | At the falling of Vcc from 5 V to (Vdet0 – 0.1) V | -    | 6    | 150  | μS   |
| -       | Voltage detection circuit self power consumption               | VCA25 = 1, Vcc = 5.0 V                            | -    | 1.5  | -    | μA   |
| td(E-A) | Wait time until voltage detection circuit operation starts (2) |   | -    | -    | 100  | μS   |

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdet0.

### Table 5.8 Voltage Detection 1 Circuit Electrical Characteristics

| Sumbol  | Parameter  | Condition   | Standard |      |      | Unit |
|---------|--|---|----------|------|------|------|
| Symbol  | Faranteler   | Condition   | Min.     | Тур. | Max. | Unit |
| Vdet1   | Voltage detection level Vdet1_7 <sup>(2)</sup>                       | At the falling of Vcc                               | 3.05     | 3.25 | 3.45 | V    |
|         | Voltage detection level Vdet1_8 (2)                                  | At the falling of Vcc                               | 3.20     | 3.40 | 3.60 | V    |
|         | Voltage detection level Vdet1_9 <sup>(2)</sup>                       | At the falling of Vcc                               | 3.35     | 3.55 | 3.75 | V    |
|         | Voltage detection level Vdet1_A (2)                                  | At the falling of Vcc                               | 3.50     | 3.70 | 3.90 | V    |
|         | Voltage detection level Vdet1_B (2)                                  | At the falling of Vcc                               | 3.65     | 3.85 | 4.05 | V    |
|         | Voltage detection level Vdet1_C <sup>(2)</sup>                       | At the falling of Vcc                               | 3.80     | 4.00 | 4.20 | V    |
|         | Voltage detection level Vdet1_D (2)                                  | At the falling of Vcc                               | 3.95     | 4.15 | 4.35 | V    |
|         | Voltage detection level Vdet1_E <sup>(2)</sup>                       | At the falling of Vcc                               | 4.10     | 4.30 | 4.50 | V    |
| -       | Hysteresis width at the rising of Vcc in voltage detection 1 circuit |   | -        | 0.1  | -    | V    |
| -       | Voltage detection 1 circuit response time (3)                        | At the falling of Vcc from 5 V to (Vdet1_7 – 0.1) V | -        | 60   | 150  | μS   |
| -       | Voltage detection circuit self power consumption                     | VCA26 = 1, Vcc = 5.0 V                              | -        | 1.7  | -    | μA   |
| td(E-A) | Wait time until voltage detection circuit operation starts (4)       |   | -        | -    | 100  | μS   |

Notes:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

### Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol  | Parameter  | Condition  |      | Unit |      |      |  |
|---------|--|--|------|------|------|------|--|
| Symbol  | Farameter  | Condition  | Min. | Тур. | Max. | Unit |  |
| Vdet2   | Voltage detection level Vdet2  | At the falling of Vcc                                | 3.80 | 4.00 | 4.20 | V    |  |
| -       | Hysteresis width at the rising of Vcc in voltage detection 2 circuit |  | -    | 0.1  | -    | V    |  |
| -       | Voltage detection 2 circuit response time <sup>(2)</sup>             | At the falling of Vcc from<br>5 V to (Vdet2 – 0.1) V | -    | 20   | 150  | μS   |  |
| _       | Voltage detection circuit self power consumption                     | VCA26 = 1, Vcc = 5.0 V                               | -    | 1.7  | -    | μA   |  |
| td(E-A) | Wait time until voltage detection circuit operation starts (3)       |  | -    | -    | 100  | μS   |  |

Notes:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and  $T_{opr} = -40$  to 85°C (J version) / -40 to 125°C (K version).

2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

| Table 5.10 Power-on Reset Circuit, Voltage Monitor 0 Reset Electric |
|---|
|---|

| Symbol | Parameter                        | Condition |      | Standard |       |         |  |
|--------|----------------------------------|-----------|------|----------|-------|---------|--|
| Symbol |                                  | Condition | Min. | Тур.     | Max.  | Unit    |  |
| trth   | External power Vcc rise gradient | (1)       | 0    | -        | 50000 | mV/msec |  |

1. The measurement condition is Vcc = 2.7 V to 5.5 V and  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version).

2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.




Figure 5.3 Power-on Reset Circuit Electrical Characteristics



| Symbol | Doromotor   | Parameter Condition  |      | Standard |      | Unit |
|--------|---|--|------|----------|------|------|
| Symbol | Falanielei  | Condition  | Min. | Тур.     | Max. | Unit |
| -      | High-speed on-chip oscillator frequency after reset   | Vcc = 2.7 V to 5.5 V,<br>-40°C $\leq$ Topr $\leq$ 85°C (J version) / | -    | 40       | -    | MHz  |
|        | High-speed on-chip oscillator frequency when<br>the FRA4 register correction value is written<br>into the FRA1 register and the FRA5 register<br>correction value into the FRA3 register <sup>(3)</sup> | $-40^{\circ}C \le T_{opr} \le 125^{\circ}C$ (K version)              | -    | 36.864   | -    | MHz  |
|        | High-speed on-chip oscillator frequency when<br>the FRA6 register correction value is written<br>into the FRA1 register and the FRA7 register<br>correction value into the FRA3 register                |  | _    | 32       | _    | MHz  |
|        | High-speed on-chip oscillator frequency<br>temperature • supply voltage dependence <sup>(2)</sup>   |  | -5   | -        | 5    | %    |
| -      | Oscillation stabilization time  |  | _    | 200      | -    | μs   |
| -      | Self power consumption at oscillation   | Vcc = 5.0 V, Topr = 25°C   | _    | 400      | -    | μΑ   |

## Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Notes:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version).

2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.

3. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

# Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

| Symbol   | Parameter   | Condition                |       | Unit |       |      |
|----------|---|--------------------------|-------|------|-------|------|
| Symbol   | Falanielei  | Condition                | Min.  | Тур. | Max.  | Onit |
| fOCO-S   | Low-speed on-chip oscillator frequency                    |                          | 112.5 | 125  | 137.5 | kHz  |
| fOCO-WDT | Low-speed on-chip oscillator frequency for watchdog timer |                          | 112.5 | 125  | 137.5 | kHz  |
| -        | Oscillation stabilization time                            | VCC = 5.0 V, Topr = 25°C | -     | 30   | 100   | μS   |
| -        | Self power consumption at oscillation                     | VCC = 5.0 V, Topr = 25°C | -     | 3    | -     | μΑ   |

Note:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version).

## Table 5.13 Power Supply Circuit Timing Characteristics

| Symbol  | Parameter   | Condition | 0,   | Standard | ł    | Unit |
|---------|---|-----------|------|----------|------|------|
| Symbol  | Falanelei   | Condition | Min. | Тур.     | Max. | Unit |
| td(P-R) | Time for internal power supply stabilization during power-on <sup>(2)</sup> |           | -    | -        | 2000 | μs   |

Notes:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version).

2. Wait time until the internal power supply generation circuit stabilizes during power-on.



| Symbol | Parameter              |            | Conditions   |            | Stand | Unit          |                     |
|--------|------------------------|------------|--|------------|-------|---------------|---------------------|
| Symbol | Paramete               | :(         | Conditions   | Min.       | Тур.  | Max.          | Unit                |
| tsucyc | SSCK clock cycle tim   | е          |  | 4          | -     | -             | tcyc (2)            |
| thi    | SSCK clock "H" width   | I          |  | 0.4        | -     | 0.6           | tsucyc              |
| tlo    | SSCK clock "L" width   |            |  | 0.4        | -     | 0.6           | tsucyc              |
| trise  | SSCK clock rising      | Master     |  | -          | -     | 1             | tcyc (2)            |
|        | time                   | Slave      |  | -          | -     | 1             | μS                  |
| tFALL  | SSCK clock falling     | Master     |  | -          | -     | 1             | tCYC <sup>(2)</sup> |
|        | time                   | Slave      |  | -          | -     | 1             | μS                  |
| ts∪    | SSO, SSI data input s  | setup time |  | 100        | -     | -             | ns                  |
| tн     | SSO, SSI data input h  | nold time  |  | 1          | -     | -             | tcyc (2)            |
| tlead  | SCS setup time         | Slave      |  | 1tcyc + 50 | -     | _             | ns                  |
| tlag   | SCS hold time          | Slave      |  | 1tcyc + 50 | -     | -             | ns                  |
| tod    | SSO, SSI data output   | delay time |  | -          | -     | 1             | tCYC <sup>(2)</sup> |
| tsa    | SSI slave access time  | 9          | $2.7~V \leq Vcc \leq 5.5~V$                        | -          | -     | 1.5tcyc + 100 | ns                  |
| tor    | SSI slave out open tir | ne         | $2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$ | -          | -     | 1.5tcyc + 100 | ns                  |


# Table 5.14 Timing Requirements of SSU <sup>(1)</sup>

Notes:

1. The measurement condition is Vcc = 2.7 to 5.5 V and  $T_{opr}$  = -40 to 85°C (J version) / -40 to 125°C (K version).


2. 1tcyc = 1/f1(s)





REJ03B0312-0010 Rev.0.10 Apr 09, 2010

RENESAS



REJ03B0312-0010 Rev.0.10 Apr 09, 2010

RENESAS




Figure 5.6 I/O Timing of SSU (Clock Synchronous Communication Mode)



| Symbol  | Parameter              | Condition  | St               | Standard  |      |      |          |
|---------|------------------------|--|------------------|-----------|------|------|----------|
| Symbol  | r                      | arameter   | Condition        | Min.      | Тур. | Max. | Unit     |
| Vон     | Output "H" voltage     | Other than XOUT  | Iон = -5 mA      | Vcc - 2.0 | -    | Vcc  | V        |
|         |                        |  | Іон = –200 μА    | Vcc - 0.3 | -    | Vcc  | V        |
|         |                        | XOUT   | Іон = –200 μА    | 1.0       | -    | Vcc  | V        |
| Vol     | Output "L" voltage     | Other than XOUT  | Iol = 5 mA       | -         | -    | 2.0  | V        |
|         |                        |  | IoL = 200 μA     | -         | -    | 0.45 | V        |
|         |                        | XOUT   | Іон = –200 μА    | -         | -    | 0.5  | V        |
| VT+-VT- | Hysteresis             | INT0 to INT4, KI0 to KI3,<br>TRAIO, TRBO,<br>TRCIOA to TRCIOD,<br>TRDIOA0 to TRDIOD0,<br>TRDIOA1 to TRDIOD1,<br>TRCLK, <u>TRDCLK,</u><br>TRCTRG, ADTRG,<br>RXD0, RXD2, CLK0,<br>CLK2, SSI, SCL2,<br>SDA2, SSO<br>RESET |                  | 0.1       | 1.2  | _    | V        |
| Ін      | Input "H" current      | REGET  | VI = 5 V         |           | _    | 1.0  | μA       |
|         | Input "L" current      |  | VI = 0 V         |           | _    | -1.0 | μΑ       |
| RPULLUP | Pull-up resistance     |  | VI = 0 V         | 25        | 50   | 100  | μA<br>kΩ |
| Rfxin   | Feedback<br>resistance | XIN  |                  | -         | 0.3  | -    | MΩ       |
| VRAM    | RAM hold voltage       |  | During stop mode | 2.0       | -    | -    | V        |

| Table 5.15 | Electrical Characteristics (1) [4.2 V $\leq$ Vcc $\leq$ 5.5 V] |
|------------|--|
|------------|--|

1.  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



| Symbol | Parameter  |  | Condition   |      | Standard | 3    | Unit |
|--------|--|--|---|------|----------|------|------|
| Symbol | Falameter  |  | Condition   | Min. | Тур.     | Max. | Unit |
| Icc    | Power supply<br>current<br>(Vcc = 3.3 to 5.5 V)          | High-speed<br>clock mode <sup>(1)</sup>  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0      | 15   | mA   |
|        | Single-chip mode,<br>output pins are<br>open, other pins |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 5.6      | 12.5 | mA   |
|        | are Vss  |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 3.6      | -    | mA   |
|        |  |  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _    | 3.0      | -    | mA   |
|        |  |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _    | 2.2      | _    | mA   |
|        |  |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 1.5      | -    | mA   |
|        |  | High-speed<br>on-chip<br>oscillator mode | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0      | 15   | mA   |
|        |  | (1)                                      | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 3.0      | -    | mA   |
|        |  | Low-speed<br>on-chip<br>oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0  | -    | 90       | 180  | μA   |
|        |  | Wait mode                                | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | -    | 15       | 110  | μA   |
|        |  |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | -    | 5        | 100  | μA   |
|        |  | Stop mode                                | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | -    | 2.0      | 5.0  | μΑ   |
|        |  |  | XIN clock off, Topr = 85°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | -    | 15.0     | -    | μΑ   |

# Table 5.16Electrical Characteristics (2) $[3.3 V \le Vcc \le 5.5 V]$ <br/>(Topr = -40 to 85°C (J version), unless otherwise specified.)

Note:

1. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



| Symbol  | Parameter  | Condition  |   | Standard |      |      | Unit |
|---------|--|--|---|----------|------|------|------|
| 5,      | rarameter  |  |   | Min.     | Тур. | Max. | Jint |
| lcc     | Power supply<br>current<br>(Vcc = 3.3 to 5.5 V)          | High-speed<br>clock mode <sup>(1)</sup>  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -        | 7.0  | 15   | mA   |
|         | Single-chip mode,<br>output pins are<br>open, other pins |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -        | 5.6  | 12.5 | mA   |
| are Vss |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division                | -   | 3.6      | I    | mA   |      |
|         |  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8                | -   | 3.0      | -    | mA   |      |
|         |  |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -        | 2.2  | I    | mA   |
|         |  | Divide-by-8<br>XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8 | -   | 1.5      | 1    | mA   |      |
|         |  | High-speed<br>on-chip<br>oscillator mode   | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -        | 7.0  | 15   | mA   |
|         |  | (1)  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -        | 3.0  | -    | mA   |
|         |  | Low-speed<br>on-chip<br>oscillator mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0  | -        | 90   | 400  | μA   |
|         |  | Wait mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | -        | 15   | 330  | μA   |
|         |  |  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | -        | 5    | 320  | μA   |
|         |  | Stop mode  | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | -        | 2.0  | 5.0  | μA   |
|         |  |  | XIN clock off, Topr = 125°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0   | -        | 60.0 | -    | μA   |

# Table 5.17Electrical Characteristics (3) $[3.3 V \le Vcc \le 5.5 V]$ <br/>(Topr = -40 to 125°C (K version), unless otherwise specified.)

Note:

1. The typical value (Typ.) indicates the current value when the CPU and the memory operate.


The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



# Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = -40°C to 85°C (J ver)/-40°C to 125°C (K ver))

## Table 5.18 External clock input (XOUT)

| Symbol    | Parameter             | Stan | Unit |      |
|-----------|-----------------------|------|------|------|
| Symbol    | Farameter             |      | Max. | Unit |
| tc(XOUT)  | XOUT input cycle time | 50   | -    | ns   |
| twh(xout) | XOUT input "H" width  | 24   | -    | ns   |
| twl(xout) | XOUT input "L" width  | 24   | -    | ns   |



# Figure 5.7 External Clock Input Timing Diagram when Vcc = 5 V

# Table 5.19 TRAIO Input

| Symbol     | Parameter              | Stan | Unit |       |
|------------|------------------------|------|------|-------|
|            |                        | Min. | Max. | Offic |
| tc(TRAIO)  | TRAIO input cycle time | 100  | -    | ns    |
| twh(traio) | TRAIO input "H" width  | 40   | -    | ns    |
| twl(traio) | TRAIO input "L" width  | 40   | -    | ns    |

|             | ★ tc(TRAIO) ★ | Vcc = 5 V |
|-------------|---------------|-----------|
| TRAIO input |               |           |


Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V



### Table 5.20Serial Interface

| Symbol   | Parameter              | Star | Unit |      |
|----------|------------------------|------|------|------|
|          | Parameter              | Min. | Max. | Unit |
| tc(CK)   | CLKi input cycle time  | 200  | -    | ns   |
| tw(CKH)  | CLKi input "H" width   | 100  | -    | ns   |
| tW(CKL)  | CLKi input "L" width   | 100  | -    | ns   |
| td(C-Q)  | TXDi output delay time | -    | 90   | ns   |
| th(C-Q)  | TXDi hold time         | 0    | -    | ns   |
| tsu(D-C) | RXDi input setup time  | 50   | -    | ns   |
| th(C-D)  | RXDi input hold time   | 90   | -    | ns   |

i = 0, 2



## Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V

# Table 5.21 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

| Symbol  | Parameter                                 | Stan    | Unit |      |
|---------|---|---------|------|------|
| Symbol  | Falametei                                 | Min.    | Max. | Unit |
| tw(INH) | INTi input "H" width, Kli input "H" width | 250 (1) | -    | ns   |
| tw(INL) | INTi input "L" width, Kli input "L" width | 250 (2) | -    | ns   |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

RENESAS

| Symbol  | Parameter           | Condition  | St               | Unit      |      |      |      |
|---------|---------------------|--|------------------|-----------|------|------|------|
| Symbol  | Fa                  | liameter   | Condition        | Min.      | Тур. | Max. | Onit |
| Vон     | Output "H" voltage  | Other than XOUT  | Iон = -1 mA      | Vcc - 0.5 | -    | Vcc  | V    |
|         |                     | XOUT   | Іон = -200 μА    | 1.0       | -    | Vcc  | V    |
| Vol     | Output "L" voltage  | Other than XOUT  | IoL = 1 mA       | -         | -    | 0.5  | V    |
|         |                     | XOUT   | Ιοι = 200 μΑ     | -         | Ι    | 0.5  | V    |
| VT+-VT- | Hysteresis          | INTO to INT4, KI0 to KI3,<br>TRAIO, TRBO,<br>TRCIOA to TRCIOD,<br>TRDIOA0 to TRDIOD0,<br>TRDIOA1 to TRDIOD1,<br>TRCCLK, <u>TRDCLK,</u><br>TRCTRG, ADTRG,<br>RXD0, RXD2, CLK0,<br>CLK2, SSI, SCL2,<br>SDA2, SSO |                  | 0.1       | 0.4  | _    | V    |
|         |                     | RESET  |                  | 0.1       | 0.5  | -    | V    |
| Ін      | Input "H" current   |  | VI = 3 V         | -         | -    | 1.0  | μΑ   |
| lı∟     | Input "L" current   |  | VI = 0 V         | -         | -    | -1.0 | μA   |
| Rpullup | Pull-up resistance  |  | VI = 0 V         | 42        | 84   | 168  | kΩ   |
| Rfxin   | Feedback resistance | XIN  |                  | -         | 0.3  | -    | MΩ   |
| Vram    | RAM hold voltage    | •  | During stop mode | 2.0       | -    | -    | V    |

| Table 5.22 | Electrical Characteristics | (3) $[2.7 V \le Vcc \le 4.2 V]$ |
|------------|----------------------------|---------------------------------|
|            |                            |                                 |

1. 2.7 V  $\leq$  Vcc  $\leq$  4.2 V at T<sub>opr</sub> = -40 to 85°C (J version) / -40 to 125°C (K version), f(XIN) = 20 MHz, unless otherwise specified.



# Table 5.23Electrical Characteristics (4) $[2.7 V \le Vcc \le 3.3 V]$ <br/>(Topr = -40 to 85°C (J version), unless otherwise specified.)

| Symbol | Parameter  |  | Condition   |      | Standar |      | Unit |
|--------|--|--|---|------|---------|------|------|
| Cymbol | ranneter   |  | Condition   | Min. | Тур.    | Max. | Onic |
| lcc    | Power supply current<br>(Vcc = 2.7 to 3.3 V)<br>Single-chip mode,<br>output pins are open, | High-speed<br>clock mode<br>(1)                            | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0     | 14.5 | mA   |
|        | other pins are Vss   | XIN = 16 MHZ (Square wave)                                 | -   | 5.6  | 12.0    | mA   |      |
|        |  |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | Ι    | 3.6     | _    | mA   |
|        |  |  | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 3.0     | -    | mA   |
|        |  |  | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 2.2     | -    | mA   |
|        |  |  | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 1.5     | -    | mA   |
|        |  | High-speed<br>on-chip<br>oscillator<br>mode <sup>(1)</sup> | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0     | 14.5 | mA   |
|        |  |  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | _    | 3.0     | _    | mA   |
|        |  | Low-speed<br>on-chip<br>oscillator<br>mode                 | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0  | -    | 85      | 180  | μΑ   |
|        |  | Wait mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | -    | 15      | 110  | μΑ   |
|        |  | Stop mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | _    | 5       | 100  | μA   |
|        |  |  | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | _    | 2.0     | 5.0  | μΑ   |
|        |  |  | XIN clock off, Topr = 85°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | _    | 13.0    | _    | μΑ   |

Note:

1. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# Table 5.24Electrical Characteristics (4) $[2.7 V \le Vcc \le 3.3 V]$ <br/>(Topr = -40 to 125°C (K version), unless otherwise specified.)

| Symbol | Parameter  | Parameter Condition   | Standard  |      |      | Unit |    |
|--------|--|---|---|------|------|------|----|
|        |  |   |   | Min. | Тур. | Max. |    |
| lcc    | Power supply current<br>(Vcc = 2.7 to 3.3 V)<br>Single-chip mode,<br>output pins are open, | High-speed<br>clock mode<br>(1)   | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 7.0  | 14.5 | mA |
|        | other pins are Vss   | XIN – 16 MHZ (Square Wave)  | _   | 5.6  | 12.0 | mA   |    |
|        |  |   | High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | -    | 3.6  | -    | mA |
|        |  |   | XIN = 20 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 3.0  | -    | mA |
|        |  |   | XIN = 16 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 2.2  | -    | mA |
|        |  |   | XIN = 10 MHz (square wave)<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8   | -    | 1.5  | -    | mA |
|        |  | High-speed<br>on-chip<br>oscillator   | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>No division   | _    | 7.0  | 14.5 | mA |
| m      | mode <sup>(1)</sup>  | XIN clock off<br>High-speed on-chip oscillator on fOCO-F = 20 MHz<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8 | _   | 3.0  | -    | mA   |    |
|        |  | Low-speed<br>on-chip<br>oscillator<br>mode  | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>Divide-by-8, FMR27 = 1, VCA20 = 0  | _    | 85   | 390  | μΑ |
|        |  | Wait mode   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock operation<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1 | _    | 15   | 320  | μA |
|        |  |   | XIN clock off<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator on = 125 kHz<br>While a WAIT instruction is executed<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0<br>VCA20 = 1       | -    | 5    | 310  | μA |
|        |  | Stop mode   | XIN clock off, Topr = 25°C<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0  | _    | 2.0  | 5.0  | μΑ |
|        |  |   | XIN clock off, $T_{opr} = 125^{\circ}C$<br>High-speed on-chip oscillator off<br>Low-speed on-chip oscillator off<br>CM10 = 1<br>Peripheral clock off<br>VCA27 = VCA26 = VCA25 = 0                               | -    | 55.0 | _    | μΑ |

Note:


1. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = -40°C to 85°C (J ver)/-40°C to 125°C (K ver))

# Table 5.25 External clock input (XOUT)


| Symbol    | Parameter             | Stan | Unit |      |
|-----------|-----------------------|------|------|------|
|           | Farameter             |      |      | Max. |
| tc(XOUT)  | XOUT input cycle time | 50   | -    | ns   |
| twh(xout) | XOUT input "H" width  | 24   | -    | ns   |
| twl(xout) | XOUT input "L" width  | 24   | -    | ns   |



# Figure 5.11 External Clock Input Timing Diagram when Vcc = 3 V

# Table 5.26 TRAIO Input

| Symbol     | Parameter              | Stan | Unit |      |
|------------|------------------------|------|------|------|
|            |                        | Min. | Max. | Onit |
| tc(TRAIO)  | TRAIO input cycle time | 300  | -    | ns   |
| twh(traio) | TRAIO input "H" width  | 120  | -    | ns   |
| twl(traio) | TRAIO input "L" width  | 120  | -    | ns   |



# Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V

### Table 5.27 Serial Interface

| Symbol   | Parameter              | Stan | Unit |      |
|----------|------------------------|------|------|------|
|          | Falanlelei             | Min. | Max. | Unit |
| tc(CK)   | CLKi input cycle time  | 300  | -    | ns   |
| tW(CKH)  | CLKi input "H" width   | 150  | -    | ns   |
| tw(CKL)  | CLKi Input "L" width   | 150  | -    | ns   |
| td(C-Q)  | TXDi output delay time | -    | 140  | ns   |
| th(C-Q)  | TXDi hold time         | 0    | -    | ns   |
| tsu(D-C) | RXDi input setup time  | 70   | -    | ns   |
| th(C-D)  | RXDi input hold time   | 90   | -    | ns   |

i = 0, 2






Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

# Table 5.28 External Interrupt $\overline{INTi}$ (i = 0 to 4) Input, Key Input Interrupt $\overline{Kli}$ (i = 0 to 3)

| Symbol  | Parameter                                 | Standard           |      | Unit |
|---------|---|--------------------|------|------|
|         |   | Min.               | Max. | Unit |
| tw(INH) | INTi input "H" width, Kli input "H" width | 380 <sup>(1)</sup> | -    | ns   |
| tw(INL) | INTi input "L" width, Kli input "L" width | 380 (2)            | -    | ns   |

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V



# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.





| REVISION HISTORY | R8C/34W Group, R8C/34X Group, R8C/34Y Group, R8C/34Z Group<br>Datasheet |
|------------------|---|
|------------------|---|

| Rev. | Date         | Description |                      |  |  |
|------|--------------|-------------|----------------------|--|--|
|      |              | Page        | Summary              |  |  |
| 0.10 | Apr 09, 2010 | —           | First Edition issued |  |  |
|      |              |             |                      |  |  |

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on
  - The state of the product is undefined at the moment when power is supplied.
  - The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
    - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

- 3. Prohibition of Access to Reserved Addresses
- Access to reserved addresses is prohibited.
  - The reserved addresses are provided for the possible future expansion of functions. Do
    not access these addresses; the correct operation of LSI is not guaranteed if they are
    accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas electronics such as that disclosed horough horough provide the such as the disclosed horough provide the such as the disclosed by Renesas (and the such as the disclosed by Renesas).
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Reneasa Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Reneasa Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable control technology.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product before using it in a particular application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product the prior written consent of Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics are application for the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - \*Specific\*: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability of damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

Refer to "http://www.renesas.com/" for the latest and detailed information



#### SALES OFFICES

#### **Renesas Electronics Corporation**

http://www.renesas.com

 Henesas Electronics America Inc.

 2880 Socht Boulevard Santa Clarz, CA 99050-2554, U.S.A.

 Tel: +1-408-588-6000, Fax: +1-408-588-6130

 Renesas Electronics Canada Limited

 1101 Nicholson Road, Newmärkel, Ontario L3Y 9C3, Canada

 Tel: +1-905-589-5441, Fax: +1-905-589-3220

 Renesas Electronics Curope Limited

 Dukes Meadow, Milboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K

 Tel: +44-162-585-100, Fax: +44-1622-585-900

 Renesas Electronics Europe Limited

 Arcadiastrasse 10, 40/27 Diosseldorf, Germany

 Tel: +44-162-585-100, Fax: +49-211-6503-1327

 Renesas Electronics (China) Co., Ltd.

 Mr Floor, Quantum Plaza, No.27 ZhiChun-Lu Haldian District, Beijing 100083, P.R.China

 Tel: +48-10-8235-1155, Fax: +48-10-8235-7679

 Renesas Electronics (China) Co., Ltd.

 Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China

 Tel: +48-21-587-1181, Fax: +48-10-8235-7679

 Renesas Electronics Hong Kong Limited

 Unit 1001-1181, 16/F., Towre J, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +48-21-588-500, Fax: +486-02290/044

 Renesas Electronics Hong Kong Limited

 Unit 1001-1181, 16/F., Towre J, Grand Century Plaze, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong

 Tel: +48

© 2010 Renesas Electronics Corporation. All rights reserved. Colophon 1.0