# **Preliminary Datasheet**



Specifications in this document are tentative and subject to change.

R8C/34P Group, R8C/34R Group RENESAS MCU

R01DS0027EJ0010 Rev.0.10 Jul 05, 2011

#### 1. Overview

#### 1.1 Features

The R8C/34P Group, R8C/34R Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/34P Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

### 1.1.1 Applications

Automobiles and others



#### 1.1.2 **Specifications**

Tables 1.1 and 1.2 outline the Specifications for R8C/34P Group. Tables 1.3 and 1.4 outline the Specifications for R8C/34R Group.

Specifications for R8C/34P Group (1) Table 1.1

	•	,
Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		• Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Momoni	ROM, RAM, Data	Refer to Table 1.5 Product List for R8C/34P Group.
Memory	flash	Relei to Table 1.5 Froduct List for Rec/34F Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
,	ports	CMOS I/O ports: 43, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
Ciook	circuits	High-speed on-chip oscillator (with frequency adjustment function),
	Circuits	Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		Number of interrupt vectors: 69
		• External Interrupt: 9 (INT × 5, Key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	insfer Controller)	• 1 channel
`	,	Activation sources: 30
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)

Specifications for R8C/34P Group (2) Table 1.2

Item	Function	Specification		
Serial Interface	UART0	1 channel Clock synchronous serial I/O/UART		
	UART2	1 channel Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function		
Synchronous S	Serial	1 channel		
Communication	n Unit (SSU)			
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
D/A Converter		8-bit resolution × 2 circuits		
Comparator B		2 circuits		
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>		
		Programming and erasure endurance: 10,000 times (data flash)		
		1,000 times (program ROM)		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
		Background operation (BGO) function		
Operating Freq	uency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)		
Voltage				
Current consur	nption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)		
Operating Amb	ient Temperature	-40 to 85°C (J version)		
		-80 to 125°C (K version) (1)		
Package		48-pin LQFP		
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)		

<sup>1.</sup> Specify the K version if K version functions are to be used.

Table 1.3 Specifications for R8C/34R Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/34R Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 1 selectable)
Detection		
I/O Ports	Programmable I/O	Input-only: 1 pin
	ports	CMOS I/O ports: 43, selectable pull-up resistor
Clock	Clock generation	3 circuits: XIN clock oscillation circuit,
	circuits	High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts	l.	Number of interrupt vectors: 69
		• External Interrupt: 9 (INT × 5, Key input × 4)
		Priority levels: 7 levels
Watchdog Time	er	• 14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	• 1 channel
		Activation sources: 30
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits × 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
	T DO	shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers)
	וייוופו ועט	Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)
L	<u> </u>	1

Specifications for R8C/34R Group (2) Table 1.4

Item	Function	Specification
Serial Interface	UART0	1 channel Clock synchronous serial I/O/UART
Ī	UART2	1 channel
		Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), IE mode (IEBus), multiprocessor communication function
Synchronous Se	erial	1 channel
Communication	Unit (SSU)	
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode
D/A Converter		8-bit resolution x 2 circuits
Comparator B		2 circuits
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>
		Programming and erasure endurance: 100 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Freque Voltage	iency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V)
Current consum	ption	Typ. 7 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
Operating Ambie	ent Temperature	-40 to 85°C (J version)
		-80 to 125°C (K version) (1)
Package		48-pin LQFP
		Package code: PLQP0048KB-A (previous code: 48P6Q-A)



<sup>1.</sup> Specify the K version if K version functions are to be used.

#### 1.2 Product List

Table 1.5 lists Product List for R8C/34P Group and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/34P Group. Table 1.6 lists Product List for R8C/34R Group and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/34R Group.

Table 1.5 Product List for R8C/34P Group

#### **Current of Jul 2011**

Part No.	ROM Capacity		RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21344PJFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	J version
R5F21346PJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	
R5F21344PKFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	K version
R5F21346PKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	

(D): Under development





Figure 1.1 Part Number, Memory Size, and Package of R8C/34P Group

Table 1.6 **Product List for R8C/34R Group** 

#### **Current of Jul 2011**

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	Fackage Type	Remarks
R5F21344RJFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	J version
R5F21346RJFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	
R5F21344RKFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0048KB-A	K version
R5F21346RKFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0048KB-A	

(D): Under development



Part Number, Memory Size, and Package of R8C/34R Group Figure 1.2

## 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.3 Block Diagram

#### 1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outline the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View)

Table 1.7 Pin Name Information by Pin Number

D: .				I/O Pin Funct	ions for Periphera	Modules	A /D 0
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	A/D Converter, D/A Converter, Comparator B
1		P3_5			(CLK2)	SSCK	
2		P3_3	INT3		(CTS2/RTS2)	(SSI)/SCS	IVCMP3
3		P3_4			(RXD2/SCL2/ TXD2/SDA2)	SCS/SSI	IVREF3
4	MODE				•		
5		P4_3					
6		P4_4					
7	RESET						
8	XOUT	P4_7					
9 10	VSS/AVSS XIN	P4_6					
11	VCC/AVCC	F 4_0					
12	V00//W00	P2_7		TRDIOD1			
13		P2_6		TRDIOC1			
14		P2_5		TRDIOB1			
15		P2_4		TRDIOA1			<u> </u>
16		P2_3		TRDIOD0			
17		P2_2		TRDIOC0			
18		P2_1		TRDIOB0 TRDIOA0/TRDCLK			
19		P2_0	15.17.4				1) (0) (5)
20 21		P1_7 P1_6	INT1	(TRAIO)	CLK0		IVCMP1 IVREF1
		+ +	(NIT.)	TDAIG			IVKELI
22 23		P1_5 P1_4	(INT1)	TRAIO TRCCLK	RXD0 TXD0		
			1/10		TADO		******
24		P1_3	KI3	TRBO			AN11
25		P4_5	INT0				ADTRG
26		P6_6	INT2	(TRCIOC)	(TXD2/SDA2)		
27		P6_7	(INT3)	TRCIOD	(RXD2/SCL2)		
28		P1_2	KI2	TRCIOB			
29		P1_1	KI1	TRCIOA/TRCTRG			AN10
30		P1_0	KI0				AN9
31		P3_1	TO	(TRBO)			AN8
32		P3_0		(TRAO)			
33		P6_5	ĪNT4		(CLK2)		
34		P6_4			(- /		
35		P6_3					
36		P0_7					AN0/DA1
37		P0_6					AN1/DA0
38		P0_5					AN2 AN3
39 40		P0_4 P4_2					VREF
41		P6_0					VINLI
42		P6_2					
43		P6_1					
44		P0_3					AN4
45		P0_2					AN5
46		P0_1					AN6
47 48		P0_0		TDAO	(DVD2/SCL 2/	880	AN7
40		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	

Note:

1. Can be assigned to the pin in parentheses by a program.



#### 1.5 **Pin Functions**

Tables 1.8 and 1.9 list Pin Functions.

Table 1.8 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
Synchronous Serial	SSI	I/O	Data I/O pin
Communication	SCS	I/O	Chip-select signal I/O pin
Unit (SSU)	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.



Table 1.9 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

## 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

## 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 **Debug Flag (D)**

The D flag is for debugging only. Set it to 0.

#### 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



#### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

#### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



#### 3. Memory

#### 3.1 R8C/34P Group

Figure 3.1 is a Memory Map of R8C/34P Group. The R8C/34P Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/34P Group

#### 3.2 **R8C/34R Group**

Figure 3.2 is a Memory Map of R8C/34R Group. The R8C/34R Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/34R Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Eh	Watchdog Timer Control Register	WDTC	00111111b
0010h	Wateridog Timer Control Register	WBIG	0011111111
0010H			
0011h	<u> </u>		
0012h	<u> </u>		
0014h	High Coard On Chin Coailleton Control Buristin 7	ED AZ	M/h a a all i a a i a
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h	- Chilp Hotoromoo Younge Control Hogistor	0011121 011	00.1
0028h			
0020h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
0029H	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002An	High-Speed On-Chip Oscillator Control Register 5	FRAS	When Shipping
	Tright-opedu Ont-Onip Oscillator Control Register o	FRAO	when Shipping
002Ch			
002Dh			
002Eh	High Speed On Chin Conillator Control Buristins C	EDA0	\\/\bankaramatria
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0031h	Voltage Monitor Circuit Edge Select Register	VCAC	00h
0032h			
0033h	Voltage Detect Register 1	VCA1	00001000b
	Voltage Detect Register 2	VCA2	00h <sup>(4)</sup>
0034h			00100000b (5)
0034h			
0034h 0035h			
	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0035h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0035h 0036h 0037h			
0035h 0036h	Voltage Detection 1 Level Select Register  Voltage Monitor 0 Circuit Control Register	VD1LS VW0C	00000111b 1100X010b <sup>(4)</sup> 1100X011b <sup>(5)</sup>

# X: Undefined Notes:

- The blank areas are reserved and cannot be accessed by users.
- The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit. 2.
- The CSPROINI bit in the OFS register is set to 0.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.



Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh	Total of the state	11120	
003Ch			
003Dh			
003Eh			
003En			+
0040h			
0040f1 0041h	Floob Momony Boody Interrupt Control Bogister	FMRDYIC	XXXXX000b
	Flash Memory Ready Interrupt Control Register	FINIRDTIC	**************************************
0042h			
0043h 0044h			
0044f1 0045h			
	INTA latera at Occident Description	INTAIO	VV00V000l
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h 0048h	Timer RC Interrupt Control Register	TRCIC TRD0IC	XXXXXX000b
	Timer RD0 Interrupt Control Register		XXXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	LIABTOT. THE STATE OF THE STATE	COTIO	20000000
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXXX000b
004Fh	SSU Interrupt Control Register	SSUIC	XXXXX000b
0050h	LIADTO T	00=:0	200000000
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h			
0054h			
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h	T DDI ( ) ( ) ( )	70010	2000000
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INTO Interrupt Control Register	INT0IC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h 006Ah			
006Bh			+
006Ch			
006Dh			
006Eh			
006Fh 0070h			
0070h			
0071h 0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072H	Voltage Monitor 2 Interrupt Control Register	VCMP1C VCMP2IC	XXXXX000b
0073H	voltago monto z interrupt control negister	VOIVIFZIO	AAAA0000
007411 0075h			
0075fi			
0076H			
007711 0078h			
0078H			
0079H			
0017411	1		
007Rh			
007Bh 007Ch			
007Ch			
007Ch 007Dh			
007Ch			

Note:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.3 SFR Information (3) (1)

Address 0080h	Register  DTC Activation Control Register	Symbol DTCTL	After Reset
	DTC Activation Control Register	DICIL	oon
0081h			
0082h			
0083h			
0084h			
0085h	<del> </del>		
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh		DTCEN3	00h
	DTC Activation Enable Register 3		
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh			
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	<u> </u>		
0090h			
0091h			
0092h			
0093h			
0094h			
0095h	+		
	<del> </del>		
0096h			
0097h			
0098h			
0099h			
009Ah	<del> </del>		
	<del> </del>		
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h	7		XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UARTO Transmit/Receive Control Register 1	U0C1	0000000b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
	- Court - Tanonic Ballot Register	0216	
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh	<u></u>		XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
	OAN 12 Digital Filler Function Select Register	UKAUF	OUTI
00B1h			
00B2h			
00B3h			
00B4h			
00B5h	+		
00B6h			
00B7h			
00B7h 00B8h			
00B7h 00B8h 00B9h			
00B7h 00B8h 00B9h 00BAh			0.01
00B7h 00B8h 00B9h 00BAh 00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00B7h 00B8h 00B9h 00BAh 00BBh 00BCh	UART2 Special Mode Register 4		00h
00B7h 00B8h 00B9h 00BAh		U2SMR4	



The blank areas are reserved and cannot be accessed by users.

Table 4.4 SFR Information (4) (1)

A ddroop	Dogistor	Cymbol	After Deset
Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h	77 D Trogistor 2	7.52	000000XXb
	A/D Deviation 0		
00C6h	A/D Register 3	AD3	XXh
00C7h			000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h	]		000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	77 D Rogiotor o	7.50	000000XXb
	A/D Devictor A	ADO	
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh			000000XXb
00D0h			
00D1h			
00D1h		1	+
		-	<u> </u>
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h		ADCON1	
	A/D Control Register 1		00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh	DIA Odilio Register	BAGGIT	0011
0000011			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	T off 1 4 Register	1 7	70(1)
	Deat DA Direction Desirates	DD.4	not:
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh		. 20	
00F0h			1
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			<u> </u>
00F6h			+
00F7h			
00F8h			
00F9h			
00FAh			
00FBh			<u> </u>
00FCh			
			<del> </del>
00FDh			
00FEh			
00FFh			
Villadefined			I.

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset	
0100h	S	TRACR	00h	
	Timer RA Control Register		* *	
0101h	Timer RA I/O Control Register	TRAIOC	00h	
0102h	Timer RA Mode Register	TRAMR	00h	
0103h	Timer RA Prescaler Register	TRAPRE	FFh	
0104h	Timer RA Register	TRA	FFh	
0105h	LIN Control Register 2	LINCR2	00h	
0106h	LIN Control Register	LINCR	00h	
0107h	LIN Status Register	LINST	00h	
0108h	Timer RB Control Register	TRBCR	00h	
0109h	Timer RB One-Shot Control Register	TRBOCR	00h	
010Ah	Timer RB I/O Control Register	TRBIOC	00h	
010Bh	Timer RB Mode Register	TRBMR	00h	
010Ch	Timer RB Prescaler Register	TRBPRE	FFh	
010Dh	Timer RB Secondary Register	TRBSC	FFh	
010Eh	Timer RB Primary Register	TRBPR	FFh	
010Fh				
0110h				
0111h				
0112h				
0113h				
0114h				
0115h				
0116h		+		
0117h				
011711 0118h				
0119h				
011Ah				
011Bh				
011Ch				
011Dh				
011Eh				
011Fh				
0120h	Timer RC Mode Register	TRCMR	01001000b	
0121h	Timer RC Control Register 1	TRCCR1	00h	
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b	
0123h	Timer RC Status Register	TRCSR	01110000b	
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b	
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b	
0126h	Timer RC Counter	TRC	00h	
0120H	Time No Counter	TRO	00h	
	T DOO ID II A	TD00D4	* *	
0128h	Timer RC General Register A	TRCGRA	FFh	
0129h			FFh	
012Ah	Timer RC General Register B	TRCGRB	FFh	
012Bh			FFh	
012Ch	Timer RC General Register C	TRCGRC	FFh	
012Dh			FFh	
012Eh	Timer RC General Register D	TRCGRD	FFh	
012Fh	1		FFh	
0130h	Timer RC Control Register 2	TRCCR2	00011000b	
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h	
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b	
0133h	Timer RC Trigger Control Register	TRCADCR	00h	
0134h	I I I I I I I I I I I I I I I I I I I		33.1	
0134fi 0135h				
0135h	Timor DD Trigger Control Degister	TRDADCR	1 00h	
	Timer RD Trigger Control Register	TRDADCR	00h	
0137h	Timer RD Start Register	TRDSTR	11111100b	
0138h	Timer RD Mode Register	TRDMR	00001110b	
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b	
013Ah	Timer RD Function Control Register	TRDFCR	10000000b	
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh	
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b	
013Dh	Timer RD Output Control Register	TRDOCR	00h	
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h	
013Fh	Timer RD Digital Filter Function Select Register 1	TRDDF1	00h	
0.0111	1 1.2 2.grad r mor r driedle r dolloc register r	1	1 00.1	

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Addross	Dogiotor	Cymbol	After Deact			
Address	Register	Symbol	After Reset			
0140h	Timer RD Control Register 0	TRDCR0 00h				
0141h	Timer RD I/O Control Register A0	TRDIORA0 10001000b				
0142h	Timer RD I/O Control Register C0	TRDIORC0	10001000b			
0143h	Timer RD Status Register 0	TRDSR0	11100000b			
0144h						
0145h						
0146h	Timer RD Counter 0	TRD0	00h			
0147h	Timo No oddino o	THE	00h			
014711 0148h	Timer RD General Register A0	TRDGRA0	FFh			
	Timer KD General Register Au	TRUGRAU	FFh			
0149h	T DD 0 ID 11 D0	TDBODDO				
014Ah	Timer RD General Register B0	TRDGRB0	FFh			
014Bh			FFh			
014Ch	Timer RD General Register C0	TRDGRC0	FFh			
014Dh			FFh			
014Eh	Timer RD General Register D0	TRDGRD0	FFh			
014Fh			FFh			
0150h	Timer RD Control Register 1	TRDCR1	00h			
0151h	Timer RD I/O Control Register A1	TRDIORA1	10001000b			
0152h	Timer RD I/O Control Register C1	TRDIORC1	10001000b			
0153h	Timer RD Status Register 1	TRDSR1	11000000b			
0153h	Timer RD Interrupt Enable Register 1	TRDIER1	11100000b			
0155h	Timer RD PWM Mode Output Level Control Register 1	TRDPOCR1	11111000b			
0156h	Timer RD Counter 1	TRD1	00h			
0157h			00h			
0158h	Timer RD General Register A1	TRDGRA1	FFh			
0159h			FFh			
015Ah	Timer RD General Register B1	TRDGRB1	FFh			
015Bh			FFh			
015Ch	Timer RD General Register C1	TRDGRC1	FFh			
015Dh	Timor NE Conordi Noglotor C 1	medical	FFh			
	Times DD Consuel Deviates D4	TDDCDD4	FFh			
015Eh	Timer RD General Register D1	TRDGRD1				
015Fh			FFh			
0160h						
0161h						
0162h						
0163h						
0164h						
0165h			1			
0166h						
0167h		1				
0168h		<b>+</b>				
			-			
0169h			<b>_</b>			
016Ah						
016Bh						
016Ch						
016Dh						
016Eh						
016Fh			1			
0170h			1			
0171h			+			
0171h			+			
			+			
0173h			1			
0174h			<del> </del>			
0175h						
0176h						
0177h			<u> </u>			
0178h						
0179h						
017Ah			1			
0177th			†			
017Ch			+			
		-	+			
017Dh			<del> </del>			
017Eh						
017Fh						
V. II. d. C						

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Time RA Pin Select Register   TRASP,   On	Address	Register	Symbol	After Reset
ORDIN   Timer RB/RC Pin Select Register   TRRRCSR   OOh				
0182h         Timer RC Pin Select Register 1         TRCPSR1         00h           0184h         Timer RC Pin Select Register 1         TRCPSR4         00h           0184h         Timer RD Pin Select Register 1         TRCPSR4         00h           0186h         Timer RD Pin Select Register 1         TRCPSR4         00h           0186h         Timer RD Pin Select Register 1         UOSR         00h           0187h         UARTO Pin Select Register 6         UZSR0         00h           0188h         UARTZ Pin Select Register 7         UZSR0         00h           0188h         UARTZ Pin Select Register 9         UZSR0         00h           0188h         UARTZ Pin Select Register 9         USSR1         00h           0180h         UARTZ Pin Select Register 9         SUILCSR 00h         00h           0186h         INT Interrupt Input Pin Select Register 9         SUILCSR 00h         00h           0186h         INT Interrupt Input Pin Select Register 9         NTSR 00h         00h         00h           0186h         INT Interrupt Input Pin Select Register 9         SSR 8         00h				
0183h         Timer RD Pin Select Register 0         TRDPSR0         00h           0184h         Timer RD Pin Select Register 1         TRDPSR1         00h           0186h         Timer RD Pin Select Register 1         TRDPSR1         00h           0186h         UARTO Pin Select Register 1         UOSR         00h           0188h         UARTO Pin Select Register 0         UZSR0         00h           0188h         UARTO Pin Select Register 1         UZSR0         00h           0188h         UARTO Pin Select Register 1         UZSR0         00h           0188h         UARTO Pin Select Register 9         SSUIICSR 00h         00h           0189h         UDF Unstand Pin Select Register 9         SSUIICSR 00h         00h           0189h         UDF unstand Pin Select Register 9         NTSR 00h         00h           0199h         UDF unstand Pin Select Register 9         PINSR 00h         00h           0199h         UDF unstand Data Register 9         SSBR 00h         00h           0199h         SS Transmit Data Register 1         SSTDR FFh           0199h         SS Transmit Data Register 1         SSRDR FFh           0199h         SS Transmit Data Register 1         SSRDR FFh           0199h         SS Centrol Register 2				
ORDER   Timer RD Pin Select Register   TRDPSR1				
ORISPA				
0186h				
0187h         UARTO Pin Select Register         UOSR         00h           0188h         UART2 Pin Select Register 0         UZSR0         00h           0188h         UART2 Pin Select Register 1         UZSR1         00h           018Ch         SSU Pin Select Register 9         SSUICSR         00h           018Ch         SSU Pin Select Register 9         SSUICSR         00h           018Ch         SSU Pin Select Register 9         SSUICSR         00h           018Ch         SSUIP SSUICSR         00h         00h           018Ch         INT Interrupt Input Pin Select Register 9         SSUICSR         00h           018Ch         INT Interrupt Input Pin Select Register PINSR         00h         00h           019Dh         SS Bit Counter Register PINSR         00h         00h           019Dh         SS Bit Counter Register PINSR         00h         00h           019Dh         SS Bit Counter Register PINSR         SSTOR PINSR         9Th           019Dh         SS Roceive Data Register PINSR         SSTOR PINSR         9Th           019Dh         SS Roceive Data Register PINSR         SSROR PINSR         9Th           019Bh         SS Control Register PINSR         SSCRI ON         00h           019Bh		Timer RD Pin Select Register 1	TRDPSR1	00h
0188h         UARTO Pin Select Register         USR         00h           018Ah         UART2 Pin Select Register 0         UZSR0         00h           018Bh         UART2 Pin Select Register 1         UZSR1         00h           018Ch         UART2 Pin Select Register 9         SSUICSR 00h           018Ch         INT Interrupt Input Pin Select Register 9         INTSR 00h           018Eh         IN Tinterrupt Input Pin Select Register PINSR 00h         00h           018Eh         IV Tunction Pin Select Register PINSR 00h         00h           019Bh         10 Function Pin Select Register PINSR 00h         00h           019Bh         SS Bit Courter Register SSBR 11111000h         SSBR 111111000h           019Bh         SS Transmit Data Register H SSTDR FFh         SSTDR FFh           019Bh         SS Receive Data Register H SSTDR FFh         SSCR FFh           019Bh         SS Receive Data Register H SSTDR FFh         SSCR FFh           019Bh         SS Control Register PIN SSCR FFh         SSCR FFh           019Bh         SS Control Register PIN SSCR FFh         SSCR FFFh           019Bh         SS Control Register PIN SSCR FFFh         SSCR FFFFH           019Bh         SS Mode Register PIN SSCR FFFFH         SSCR FFFFFH           019Bh         SS Mode Register				
0189h         UART2 Pin Select Register 0         UZSR0         00h           018Bh         UART2 Pin Select Register 1         UZSR1         00h           018Ch         SSU Pin Select Register         SSUICSR         00h           018Ch         SSU Pin Select Register         SSUICSR         00h           018Eh         INT Interrupt Input Pin Select Register         INTSR         00h           018Eh         INT Interrupt Input Pin Select Register         PINSR         00h           018Eh         INT Interrupt Input Pin Select Register         PINSR         00h           019Eh         SS Brown Pin Select Register         SSSBR         00h           019Bh         SS Brown Pin Select Register I         SSSBR         11111000b           019Bh         SS Trown Pin Register I         SSTOR         FFh           019Bh         SS Rosere Data Register I         SSROR         FFh           019Bh         SS Control Register I         SSROR         FFh           019Bh         SS Control Register I         SSCR         FFh           019Bh         SS Control Register I         SSCR         O0h           019Bh         SS Control Register I         SSSR         O0h           019Bh         SS Rosere Data Register I<				
018Ah UART2 Pin Select Register 1         UZSR1         00h           018Bh UART2 Pin Select Register 9         SSUICSR 00h           018Ch 1         SSU Pin Select Register 9         SSUICSR 00h           018Bh INT Interrupt Input Pin Select Register 9         INTSR 00h           018Bh INT Interrupt Input Pin Select Register 9         INTSR 00h           019Dh 109Dh 10		UART0 Pin Select Register	U0SR	00h
018Bh         UART2 Pin Select Register         SSUID ris Select Register         Onh           018Dh         SSU Pin Select Register         SUIICSR         Ooh           018Eh         INT Interrupt Input Pin Select Register         IINTSR         OOh           019Dh         Origon         PINSR         OOh           019th         Origon         Origon         Origon           0193h         SS Bit Counter Register         SSBR         11111000b           0194h         SS Transmit Data Register L         SSTDR         FFFh           0194h         SS Transmit Data Register L         SSTDR         FFFh           0194h         SS Transmit Data Register L         SSTDR         FFFh           0195h         SS Transmit Data Register L         SSTDR         FFFh           0196h         SS Roceive Data Register L         SSRDR         FFFh           0197h         SS Roceive Data Register L         SSRDR FFFh         FFFh           0198h         SS Control Register F         SSCRL         O0h           0199h         SS Control Register F         SSRDR         O1h           0199h         SS Enable Register         SSER         O0h           0190h         SS Mode Register S         SSSRD         <				
018Ch         SSU Pin Select Register         SSUICSR         00h           018Eh         INT Interrupt Input Pin Select Register         INTSR         00h           018Fh         IV Function Pin Select Register         PINSR         00h           0190h         OF Unction Pin Select Register         PINSR         00h           0191h         OF Unction Pin Select Register         PINSR         00h           0192h         OF Unction Pin Select Register         SSBR         01h           0193h         SS Enamin Data Register L         SSTDR         FFh           0194h         SS Transmit Data Register H         SSTDRH         FFh           0195h         SS Receive Data Register H         SSRDR         FFh           0197h         SS Receive Data Register H         SSRDRH         FFh           0198h         SS Control Register H         SSCRH         00h           0198h         SS Control Register L         SSRR         00h           0198h         SS Control Register SSR         SSER         00h           0199h         SS Mode Register         SSRR         00h           0190h         SS Mode Register SSR         00h         00h           0190h         SS Mode Register SSR         00h				
018Dh         INT Interrupt Input Pin Select Register         INTSR         00h           018Eh         IVO Function Pin Select Register         PINSR         00h           019th         019th         019th         019th         019th           0193h         SS Bit Counter Register         SSBR         11111000b           0194h         SS Transmit Data Register L         SSTDR         FFh           0195h         SS Transmit Data Register L         SSTDRH         FFh           0195h         SS Transmit Data Register L         SSTDRH         FFh           0195h         SS Roceive Data Register L         SSRDR         FFh           0196h         SS Roceive Data Register L         SSRDRH         FFh           0197h         SS Roceive Data Register L         SSCRH         00h           0198h         SS Control Register L         SSCRH         00h           0199h         SS Control Register L         SSCRL         011111010b           0199h         SS Enable Register SSER         00h         0190h           0190h         SS Mode Register SSER         00h         0190h           0190h         SS Mode Register SSER         00h         0190h           0192h         SSMR2         00h				00h
018Eh         INT Interrupt Input Pin Select Register         INTSR         00h           018Ph         UF Function Pin Select Register         PINSR         00h           0190h         0191h         0192h         0193h         0193h         SS Bit Counter Register         SSBR         11111000b           0193h         SS Bit Counter Register         SSBR         11111000b           0194h         SS Transmit Data Register H         SSTDR         FFh           0198h         SS Transmit Data Register H         SSTDR         FFh           0197h         SS Receive Data Register H         SSRDR         FFh           0198h         SS Control Register H         SSCRH         00h           0198h         SS Control Register H         SSCRH         00h           0199h         SS Mode Register         SSMR         00010000b           0198h         SS Inable Register         SSMR         00010000b           0198h         SS Index Register         SSRR         00h           0198h         SS Index Register         SSRR         00h           0199h         SS Mode Register         SSRR         00h           0195h         SS Mode Register         SSSRR         00h           0196h	018Ch	SSU Pin Select Register	SSUIICSR	00h
OTSPH				
0190h	018Eh		INTSR	00h
0191h	018Fh	I/O Function Pin Select Register	PINSR	00h
0192h	0190h			
0193h   SS Bit Counter Register   SSBR   11111000b	0191h			
0193h   SS Bit Counter Register   SSBR   11111000b				
0194h   SS Transmit Data Register L   SSTDR   FFh   0196h   SS Transmit Data Register H   SSTDRH   FFh   0196h   SS Receive Data Register L   SSRDR   FFh   0197h   SS Receive Data Register H   SSRDRH   FFh   0197h   SS Roceive Data Register H   SSRDRH   FFh   0198h   SS Control Register H   SSCRH   00h   0198h   SS Control Register L   SSCRL   01111101b   0198h   SS Mode Register   SSCRL   01111101b   0198h   SS Mode Register   SSKMR   00010000b   0198h   SS Mode Register   SSSR   00h   0190h   SS Batus Register   SSSR   00h   0190h   SS Mode Register 2   SSMR2   00h   0196h   0196h   0104h   0141h   0142h   0142h   0142h   0143h   0144h   0144h   0144h   0144h   0144h   0144h   0145h   0146h   0146h   0146h   0147h   0148h   0146h   0146h   0146h   0147h   0148h   0158h   0158		SS Bit Counter Register	SSBR	11111000b
0195h   SS Transmit Data Register   SSTDRH   FFh     0197h   SS Receive Data Register L   SSRDR   FFh     0197h   SS Receive Data Register H   SSRDRH   FFh     0198h   SS Control Register H   SSCRHH   O00h     0199h   SS Control Register L   SSCRH   O01h     0199h   SS Control Register L   SSCRH   O01h     0198h   SS Control Register   SSKMR   O0010000b     0198h   SS Enable Register   SSKR   O00h     0198h   SS Enable Register   SSKR   O00h     0198h   SS Simple Register   SSKR   O00h     0198h   SS Mode Register 2   SSMR2   O0h     0198h   SS Mode Register 2   SSMR2   O0h     0198h   O10h   O10h     010h   O10h     010h   O10h   O10h     010h				
0196h   SS Receive Data Register L   SSRDR   FFh   0198h   SS Receive Data Register H   SSRDRH   FFh   0198h   SS Control Register H   SSCRH   000   0198h   SS Control Register L   SSCRH   001   0198h   SS Control Register L   SSCRL   01111101b   0138h   SS Mode Register   SSMR   00010000b   0198h   SS Enable Register   SSMR   00010000b   0198h   SS Enable Register   SSSR   000   0190h   SS Mode Register 2   SSMR2   000   0199h   0199h   0199h   0199h   0199h   010000b   0100000b   01000000b   01000000b   0100000b   0100000b   0100000b   01000000b   0100000b   01000000b   01000000b   010000000b   01000000b   010000000b   01000000b   010000000b   010000000b				
Olight   SS Roceive Data Register H   SSRORH   FFh				
0198h   SS Control Register L   SSCRL   O0h				
0199h   SS Control Register   SSMR   0011000b     0198h   SS Mode Register   SSMR   00011000b     0198h   SS Enable Register   SSSR   00h     0196h   SS Status Register   SSSR   00h     0196h   SS Mode Register   SSSR   00h     0196h   O1096h   SS Mode Register   SSMR2   00h     0196h   O140h   O141h   O142h   O142h   O144h   O142h   O144h   O144h   O144h   O144h   O144h   O145h   O146h   O146h   O146h   O146h   O146h   O146h   O146h   O147h   O148h   O148		SS Control Register H		
O19Ah		SS Control Register I		
0198h   SS Enable Register   SSER   00h     0190h   SS Status Register   SSSR   00h     0191h   SS Mode Register 2   SSMR2   00h     0191h   O1091h   SSMR2   O0h     01091h   O1091h   O1091h   O1091h     0101h   O1091h   O1091h				
019Ch				
019Dh   SS Mode Register 2				
019Eh   019Fh   0100h   0141h   0142h   0143h   0143h   0148h   0158h   0158				
019Fh		OS Mode Negister 2	JOIVII\Z	0011
0140h 0141h 0142h 0143h 0143h 0148h 0146h 0146h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0148h 0168h				
0141h 01A2h 01A3h 01A4h 01A5h 01A5h 01A6h 01A7h 01A8h 01A8h 01A9h 01A8h 01ABh 01ABh 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01BCh 01BSh Flash Memory Control Register 0 01BSh				
01A2h 01A3h 01A4h 01A5h 01A6h 01A6h 01A7h 01A8h 01A9h 01A9h 01AAh 01ABh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01Bh 01ACh 01ACh 01ACh 01ACh 01AFh 01AFh 01BBh 01BBh 01BBh Flash Memory Control Register 0 01BBh				
01A3h         01A4h         01A5h           01A5h         01A6h         01A7h           01A8h         01A9h         01A8h           01AAh         01AAh         01AAh           01ABh         01ACh         01ACh           01ABh         01ACh         01ABh           01AEh         01AFh         01AFh           01B0h         01B0h         01B1h           01B1h         Flash Memory Status Register         FST         10000X00b           01B3h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B7h         01B8h         00h         00h           01B8h         01B9h         00h         00h           01BBh         01BBh         00h         00h         00h				
01A4h         01A5h           01A6h         01A7h           01A7h         01A8h           01A9h         01AAh           01ABh         01ABh           01ACh         01ADh           01AEh         01AFh           01B0h         01B0h           01B1h         Flash Memory Status Register           01B3h         Flash Memory Control Register 0           01B5h         Flash Memory Control Register 1           01B6h         Flash Memory Control Register 2           01B7h         FMR2           01B8h         01B9h           01BBh         01BBh           01BFh         01BFh				
01A5h         01A6h           01A7h         01A8h           01A9h         01AAh           01AAh         01ABh           01ACh         01ACh           01ADh         01AEh           01AFh         01BOh           01BDh         01BDh           01B2h         Flash Memory Status Register           01B3h         Flash Memory Control Register 0           01B5h         Flash Memory Control Register 1           01B6h         Flash Memory Control Register 2           01B7h         00h           01B8h         01B9h           01BBh         01BCh           01BCh         01BCh           01BFh         01BFh				
01A6h         01A7h           01A8h         01A9h           01AAh         01AAh           01AAh         01ABh           01ACh         01ADh           01AEh         01AEh           01AFh         01B0h           01B0h         01B1h           01B2h         Flash Memory Status Register           01B3h         Flash Memory Control Register 0           01B5h         Flash Memory Control Register 1           01B6h         Flash Memory Control Register 2           01B7h         00h           01B8h         00h           01B9h         00h           01B9h         00h           01BCh         01BCh           01B5h         01BCh           01B6h         01BCh           01B7h         01B6h           01B6h         01B6h           01B7h         01B6h           01B6h         01B6h           01B7h         01B6h           01B8h         01B6h           01B6h         01B6h           01B7h         01B6h				
01A7h         01A8h            01A9h             01AAh             01ABh             01ABh             01ADh             01AEh             01AEh             01B0h             01B1h             01B2h         Flash Memory Status Register         FST         10000000b           01B3h             01B4h         Flash Memory Control Register 0         FMR0            01B5h         Flash Memory Control Register 1         FMR1            01B5h              01B8h              01B8h              01BCh              01B6h              01B6h              01B6h <t< td=""><td></td><td></td><td></td><td></td></t<>				
01A8h         01A9h           01AAh         01AAh           01ABh         01ACh           01ACh         01ACh           01AEh         01AEh           01AEh         01BOh           01B0h         01B1h           01B2h         Flash Memory Status Register           01B3h         Flash Memory Control Register O           01B4h         Flash Memory Control Register 1           01B5h         Flash Memory Control Register 2           01B7h         O0h           01B8h         00h           01B8h         00h           01BAh         00h           01BBh         00h           01BCh         00h           01BBh         00h				
01A9h         01AAh           01ABh         01ABh           01ACh         01ADh           01AEh         01AFh           01B0h         01B0h           01B1h         01B2h           01B3h         Flash Memory Status Register           01B3h         Flash Memory Control Register 0           01B5h         Flash Memory Control Register 1           01B6h         Flash Memory Control Register 2           01B7h         00h           01B8h         01B8h           01B8h         0           01BCh         01BCh           01BCh         00h           01BFh         0				
01AAh         01ABh           01ACh            01ADh            01AEh            01AFh            01B0h            01B1h            01B2h         Flash Memory Status Register         FST         10000X00b           01B3h             01B4h         Flash Memory Control Register 0         FMR0            01B5h         Flash Memory Control Register 1         FMR1            01B7h              01B7h              01B8h              01B8h              01B8h              01Bh              01Bh              01Bh              01Bh              01Bh              01Bh         <				
01ABh         01ACh           01ADh            01AEh            01AFh            01B0h            01B1h            01B2h         Flash Memory Status Register           01B3h            01B4h         Flash Memory Control Register 0           01B5h         Flash Memory Control Register 1           01B6h         Flash Memory Control Register 2           01B7h            01B8h            01B9h            01Bh				
01ACh         01ADh           01AEh         01AFh           01AFh         01B0h           01B0h         01B1h           01B2h         Flash Memory Status Register           01B3h         Flash Memory Control Register 0           01B4h         Flash Memory Control Register 1         FMR0         00h           01B5h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B9h         01B9h           01B9h         01BAh         01BBh           01BCh         01BDh         01BDh           01BFh         01BFh         01BFh				
01ADh         01AEh           01AFh            01B0h            01B1h            01B2h         Flash Memory Status Register         FST         10000X00b           01B3h             01B4h         Flash Memory Control Register 0         FMR0            01B5h         Flash Memory Control Register 1         FMR1            01B7h              01B8h              01B9h              01BCh              01BFh              01BFh				
01AEh         01AFh           01B0h         01B0h           01B1h         01B2h           01B2h         Flash Memory Status Register         FST         10000000b           01B3h         01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B9h         01B9h           01B8h         01B8h         01BBh         01BBh           01BCh         01BDh         01BBh           01BFh         01BFh         01BFh				
01AFh         01B0h           01B1h         01B2h           01B2h         Flash Memory Status Register         FST         10000X00b           01B3h         01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B8h         01B8h           01B8h         01B8h         01B8h         01BBh           01BCh         01BDh         01BCh         01BBh           01BFh         01BFh         01BFh         01BFh				
0180h         01B1h           01B2h         Flash Memory Status Register           01B3h         FST           01B3h         01B4h           01B4h         Flash Memory Control Register 0         FMR0           01B5h         Flash Memory Control Register 1         FMR1           01B6h         Flash Memory Control Register 2         FMR2           01B7h         01B8h           01B8h         01B9h           01BAh         01BAh           01BCh         01BDh           01BFh         01BFh				
01B1h         01B2h         Flash Memory Status Register         FST         10000X00b           01B3h         01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B9h         01BAh           01B8h         01B9h         01BAh         01BAh           01BCh         01BDh         01BDh         01BFh           01BFh         01BFh         01BFh         01BFh				
01B2h         Flash Memory Status Register         FST         10000X00b           01B3h         01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         0         0           01B9h         0         0         0           01BAh         0         0         0           01BCh         0         0         0           01BCh         0         0         0           01BCh         0         0         0           01BFh         0         0         0				
01B3h         01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B8h         01B8h           01B8h         01BAh         01BBh         01BCh         01BCh           01BDh         01BBh         01BBh         01BBh         01BBh           01BFh         01BFh         01BFh         01BFh		[	FOT	10000\(001
01B4h         Flash Memory Control Register 0         FMR0         00h           01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         01B9h         01B9h           01B9h         01BAh         01BAh         01BCh           01BCh         01BDh         01BCh           01BEh         01BFh         01BFh		Flash Memory Status Register	F51	10000X00b
01B5h         Flash Memory Control Register 1         FMR1         00h           01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h				
01B6h         Flash Memory Control Register 2         FMR2         00h           01B7h         01B8h         0           01B9h         0         0           01BAh         0         0           01BCh         0         0           01BDh         0         0           01BEh         0         0           01BFh         0         0				
01B7h       01B8h       01B9h       01BAh       01BBh       01BCh       01BDh       01BEh       01BFh				
0188h         0189h         01BAh         01BBh         01BCh         01BDh         01BEh         01BFh		Flash Memory Control Register 2	FMR2	00h
01B9h 01BAh 01BBh 01BCh 01BDh 01BEh 01BFh				
01BAh 01BBh 01BCh 01BDh 01BEh 01BFh				
01BBh         01BCh           01BDh         01BEh           01BFh         01BFh				
01BCh         01BDh           01BEh         01BFh				
01BDh 01BEh 01BFh				
01BEh 01BFh				
01BFh				
			,	

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address	Pagintar	Cymbol	After Beest
	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
	Address Match Interrupt Register 1	RIVIADI	
01C5h			XXh
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h		+	
		_	
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh		+	
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			<u> </u>
01D5h			1
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			<u> </u>
			<b>+</b>
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
	Dull Un Control Bogistor 0	DUDA	00h
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			<u> </u>
			<b>+</b>
01E6h			
01E7h			
01E8h			
01E9h		1	
01EAh			<u> </u>
			<b>+</b>
01EBh			<u> </u>
01ECh			
01EDh			
01EEh			
01EFh		1	<del> </del>
01F0h		+	+
			<del> </del>
01F1h			
01F2h			
01F3h			
01F4h		1	
01F5h			
· UIEDD	Input Threshold Control Pegister ()	VITO	00h
	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 0 Input Threshold Control Register 1	VLT0 VLT1	00h 00h
01F6h 01F7h	Input Threshold Control Register 1	VLT1	00h
01F6h	Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0		II.
01F6h 01F7h 01F8h	Input Threshold Control Register 1	VLT1	00h
01F6h 01F7h 01F8h 01F9h	Input Threshold Control Register 1  Comparator B Control Register 0	VLT1 INTCMP	00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0	VLT1 INTCMP INTEN	00h 00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh 01FBh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  External Input Enable Register 1	VLT1 INTCMP INTEN INTEN	00h 00h 00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  External Input Enable Register 1  INT Input Filter Select Register 0	INTEN INTEN INTEN INTEN	00h 00h 00h 00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  External Input Enable Register 1  INT Input Filter Select Register 0	INTEN INTEN INTEN INTEN	00h 00h 00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh 01FDh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  External Input Filter Select Register 1  INT Input Filter Select Register 0  INT Input Filter Select Register 1	INTEM INTEN INTEN INTEN INTF	00h 00h 00h 00h 00h 00h
01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FCh	Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0  External Input Enable Register 1  INT Input Filter Select Register 0	INTEN INTEN INTEN INTEN	00h 00h 00h 00h 00h

Note:

1. The blank areas are reserved and cannot be accessed by users.



SFR Information (9) (1) Table 4.9

Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Hansier vector Area		XXh
2C05h			
			XXh
2C07h			XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
2C0Bh	DTC Transfer Vector Area		XXh
2C0Ch			XXh
2C0Dh			XXh
2C0Eh	DTC Transfer Vector Area		XXh
2C0Fh	DTC Transfer Vector Area		XXh
2C10h	DTC Transfer Vector Area		XXh
2C10II	DTC Transfer Vector Area		XXh
2C12h	DTC Transfer Vector Area		XXh
2C13h	DTC Transfer Vector Area		XXh
2C14h			XXh
2C15h			XXh
2C16h	DTC Transfer Vector Area		XXh
2C17h	DTC Transfer Vector Area		XXh
2C18h	DTC Transfer Vector Area		XXh
2C19h	DTC Transfer Vector Area		XXh
2C1Ah	DTC Transfer Vector Area		XXh
2C1Bh	DTC Transfer Vector Area		XXh
	DTC Transfer Vector Area		
2C1Ch			XXh
2C1Dh	DTC Transfer Vector Area		XXh
2C1Eh	DTC Transfer Vector Area		XXh
2C1Fh	DTC Transfer Vector Area		XXh
2C20h	DTC Transfer Vector Area		XXh
2C21h	DTC Transfer Vector Area		XXh
2C22h			
:		•	•
:			
2C30h			
2C31h	DTC Transfer Vector Area		XXh
2C31h	DTC Hallslei vector Area		XXh
	DTO Torres (see Vication Association		
2C33h	DTC Transfer Vector Area		XXh
2C34h	DTC Transfer Vector Area		XXh
2C35h			XXh
2C36h			XXh
2C37h			XXh
2C38h			XXh
2C39h			XXh
2C3Ah			XXh
2C3Bh			XXh
2C3Ch	1	+	XXh
2C3Dh		+	
			XXh
2C3Eh			XXh
2C3Fh			XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h	1		XXh
2C44h	1		XXh
2C45h	1		XXh
2C46h	1		XXh
	-		
2C47h	DTO Control Date 4	DTOD4	XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh	1		XXh
2C4Ch	1		XXh
2C4Dh	1		XXh
2C4Eh	-		XXh
	-		XXh
2C4Fh			

2C4Fh X: Undefined



Note:
 1. The blank areas are reserved and cannot be accessed by users.

**Table 4.10** SFR Information (10) (1)

Address	Register	Symbol	After Reset
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h	1		XXh
	4		
2C52h			XXh
2C53h			XXh
2C54h	1		XXh
2C55h	-		
			XXh
2C56h			XXh
2C57h	1		XXh
2C58h	DTC Control Data 3	DTCD3	XXh
	DTC Control Data 3	DICDS	
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
	4		
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
	DTO Constant Date 4	DTOD4	
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h	1		XXh
	4		
2C64h			XXh
2C65h			XXh
2C66h			XXh
2C67h	1		XXh
		DT07-	
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah	1		XXh
	-		
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh			XXh
2C6Fh			XXh
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
	-		
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h	<b>i</b>		XXh
	4		
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h	2 TO COMMON DAMA	12.02.	XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
	4		
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
	5 TO COMMON DAILA O	51000	
2C81h	4		XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
	4		
2C85h			XXh
2C86h			XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
	DIO CONIO Data 9	DICDA	
2C89h			XXh
2C8Ah			XXh
2C8Bh	1		XXh
	4		
2C8Ch			XXh
2C8Dh			XXh
2C8Eh	1		XXh
2C8Fh	1		XXh
	   DTO 0	DT05::	
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h	1		XXh
	4		
2C93h			XXh
2C94h			XXh
2C95h	1		XXh
2C96h	1		XXh
	4		
2C97h			XXh
V. Hadafara			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.



SFR Information (11) (1) **Table 4.11** 

- Address - Desirter		After Desert
Address Register	Symbol	After Reset
2C98h DTC Control Data 11	DTCD11	XXh
2C99h		XXh
2C9Ah		XXh
2C9Bh		XXh
2C9Ch		XXh
2C9Dh		XXh
2C9Eh		XXh
2C9Fh		XXh
2CA0h DTC Control Data 12	DTCD12	XXh
2CA1h		XXh
2CA2h		XXh
2CA3h		XXh
2CA4h		XXh
2CA5h		XXh
2CA6h		XXh
2CA7h		XXh
2CA8h DTC Control Data 13	DTCD13	XXh
2CA9h	510510	XXh
2CAAh		XXh
2CABh		XXh
		XXh
2CACh		
2CADh		XXh
2CAEh		XXh
2CAFh		XXh
2CB0h DTC Control Data 14	DTCD14	XXh
2CB1h		XXh
2CB2h		XXh
2CB3h		XXh
2CB4h		XXh
2CB5h		XXh
2CB6h		XXh
2CB7h		XXh
2CB8h DTC Control Data 15	DTCD15	XXh
2CB9h		XXh
2CBAh		XXh
2CBBh		XXh
2CBCh		XXh
2CBDh		XXh
2CBEh		XXh
		XXh
2CBFh	DTOD40	
2CC0h DTC Control Data 16	DTCD16	XXh
2CC1h		XXh
2CC2h		XXh
2CC3h		XXh
2CC4h		XXh
2CC5h		XXh
2CC6h		XXh
2CC7h		XXh
2CC8h DTC Control Data 17	DTCD17	XXh
2CC9h		XXh
2CCAh		XXh
2CCBh		XXh
2CCCh		XXh
2CCDh		XXh
2CCEh		XXh
2CCFh		XXh
	DTCD18	
	אוסטוט	XXh
2CD1h		XXh
2CD2h		XXh
2CD3h		XXh
2CD4h		XXh
2CD5h		XXh
2CD6h		XXh
2CD7h		XXh
2CD8h DTC Control Data 19	DTCD19	XXh
2CD9h		XXh
2CDAh		XXh
2CDBh		XXh
2CDCh		XXh
	1	
2CDDh		XXh

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.



Table 4.12 SFR Information (12) (1)

Address	Register	Symbol	After Reset
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h			XXh
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

## Table 4.13 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	nbol After Reset	
:				
FFDBh	Option Function Select Register 2	OFS2	(Note 1)	
:		•		
FFDFh	ID1		(Note 2)	
:	•			
FFE3h	ID2		(Note 2)	
:				
FFEBh	ID3		(Note 2)	
:				
FFEFh	ID4		(Note 2)	
:				
FFF3h	ID5		(Note 2)	
:				
FFF7h	ID6	<u>-</u>	(Note 2)	
:	<u> </u>	·		
FFFBh	ID7	<u>-</u>	(Note 2)	
:	<u> </u>	<u>-</u>	·	
FFFFh	Option Function Select Register	OFS	(Note 1)	

- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.
   Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



The blank areas are reserved and cannot be accessed by users.

### 5. Electrical Characteristics

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		−0.3 to 6.5	V
Vı	Input voltage (1)		-0.3 to Vcc + 0.3	V
IIN	Input current (1)	(2, 3, 4)	-4 to 4	mA
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$	300	mW
		$85^{\circ}C < Topr \leq 125^{\circ}C$	125	
Topr	Operating ambient temperature		-40 to 85 (J version) / -40 to 125 (K version)	°C
Tstg	Storage temperature		-65 to 150	°C

- 1. Meet the specified range for the input voltage or the input current.
- 2. Applicable ports: P0 to P2, P3\_0, P3\_1, P3\_3 to P3\_5, P3\_7, P4\_3 to P4\_5, P6
- 3. The total input current must be 12 mA or less.
- 4. Even if no voltage is supplied to Vcc, the input current may cause the MCU to be powered on and operate. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.

Table 5.2 Recommended Operating Conditions (1)

Symbol	Parameter		Conditions	Standard		Unit			
Symbol		ган	ametei		Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage					2.7	ı	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Input "H" voltage Other than CMOS input			0.8 Vcc	I	Vcc	V	
			Inputlevel	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	I	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.55 Vcc	I	Vcc	V
			function (I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.65 Vcc	I	Vcc	V
			(I/O port)	: 0.5 Vcc	$2.7~\textrm{V} \leq \textrm{Vcc} < 4.0~\textrm{V}$	0.7 Vcc	I	Vcc	V
	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	-	Vcc	V			
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
		Externa	I clock input	(XOUT)		1.2	-	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ir	nput		0	-	0.2 Vcc	V
		input switchii function	Inputlevel	vitching : 0.35 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.2 Vcc	V
			switching		2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
				Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V
			(I/O port)		2.7 V ≤ Vcc < 4.0 V	0	-	0.3 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.45 Vcc	V
		Externa	l clock input	(XOUT)		0	-	0.4	V
IOH(sum)	Peak sum output "H	" current	Sum of all	pins IOH(peak)		-	-	-80	mA
IOH(sum)	Average sum output '	H" current	Sum of all	pins IOH(avg)		-	-	-40	mA
IOH(peak)	Peak output "H" cur	rent				-	-	-10	mΑ
IOH(avg)	Average output "H"	current				-	-	-5	mA
IOL(sum)	Peak sum output "L	' current	Sum of all	pins IOL(peak)		-	_	80	mΑ
IOL(sum)	Average sum output '	L" current	Sum of all	pins IOL(avg)		-	-	40	mΑ
IOL(peak)	Peak output "L" curr	ent				-	-	10	mΑ
IOL(avg)	Average output "L"	current				-	-	5	mΑ
f(XIN)	XIN clock input osci	lation free	quency		2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
fOCO40M	When used as the o	ount sour	ce for timer	RC or timer RD (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequency				2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
_	System clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
f(BCLK)	CPU clock frequenc	у			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz

- 1. Vcc = 2.7 to 5.5 V and  $T_{opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RD in the range of Vcc = 2.7 V to 5.5V.

Table 5.3 Recommended Operating Conditions (2)

Symbol	Parameter		Conditions		Unit		
Syllibol			Conditions	Min.	Тур.	Max.	Offic
IIC(H)	High input injection current	P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6		-	-	2	mA
IIC(L)	Low input injection current	P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6		-	-	-2	mA
Σ Iιc	Total injection current			_	_	8	mΑ

#### Note:

1. Vcc = 4.5 to 5.5 V and Topr = -40 to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.




Figure 5.1 Ports P0 to P2, P3\_0, P3\_1, P3\_3 to P3\_5, P3\_7, P4\_2 to P4\_7, and P6 Timing Measurement Circuit

Table 5.4 A/D Converter Characteristics

Cumbal	Parameter		Conditions		Standard			Unit
Symbol	Paramete	ŧI	Cond	ILLOTIS	Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC		_	-	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	_	-	±3	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	_	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	_	-	±2	LSB
			Vref = AVCC = 3.0 V	Vref = AVCC = 3.0 V AN8 to AN11 input		-	±2	LSB
φAD	A/D conversion clock	A/D conversion clock		4.0 V ≤ Vref = AVCC ≤ 5.5 V (2)		-	20	MHz
			$2.7 \text{ V} \leq \text{Vref} = \text{AVCC} \leq 5.5 \text{ V}$ (2)		2	_	10	MHz
_	Tolerance level impedance	olerance level impedance		_	3	_	kΩ	
tconv	Conversion time	10-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	-	_	μS
		8-bit mode	Vref = AVCC = 5.0 V, ¢	AD = 20 MHz	2.2	-	_	μS
tsamp	Sampling time		φAD = 20 MHz		0.80	-	_	μS
l∨ref	Vref current (4)	rrent (4) Vcc = 5 V, XIN = f1 = φAD = 20 MHz		-	45	_	μΑ	
Vref	Reference voltage	eference voltage		2.7	_	AVcc	V	
VIA	Analog input voltage (3)				0	_	Vref	V
OCVREF	On-chip reference voltag	е	$2 \text{ MHz} \le \phi \text{AD} \le 4 \text{ MH}$	Z	1.14	1.34	1.54	V

#### Notes:

- 1. Vcc/AVcc = Vref = 2.7 to 5.5 V, Vss = 0 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- 4. When the D/A converter unused.

#### Table 5.5 D/A Converter Characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Resolution		_	_	8	Bit
_	Absolute accuracy		_	_	2.5	LSB
tsu	Setup time		_	_	3	μS
Ro	Output resistor		_	6	_	kΩ
Ivref	Reference power input current	(Note 2)	_	_	1.5	mA

#### Notes:

- 1. VCC/AVCC = Vref = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. This applies when one D/A converter is used and the value of the DAi register (i = 0 or 1) for the unused D/A converter is 00h. The resistor ladder of the A/D converter is not included.

#### Table 5.6 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	-	Vcc + 0.3	V
_	Offset		_	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	-	0.1	-	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	_	17.5	-	μΑ

- 1. Vcc = 2.7 to 5.5 V, Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. When the digital filter is disabled.



Table 5.7 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic	
_	Program/erase endurance (2)	R8C/34P Group	1,000 (3)	_	-	times	
		R8C/34R Group	100 (3)	_	-	times	
_	Byte program time (program/erase endurance ≤ 100 times)		-	80	300	μS	
_	Byte program time (program/erase endurance > 100 times)		-	80	500	μS	
_	Block erase time		-	0.3	4	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5+CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	-	-	μS	
-	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS	
_	Program, erase voltage		2.7	-	5.5	V	
_	Read voltage		2.7	_	5.5	V	
-	Program, erase temperature		-40	-	85 (J version) 125 (K version)	°C	
-	Data hold time (7)	Ambient temperature = 55°C (8)	20	-	-	year	

- Vcc = 2.7 to 5.5 V at Topr = -40 to 85°C (J version) / -40 to 125°C (K version) (under consideration), unless otherwise specified.
- 2. Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.
  - If the programming and erasure endurance is n (n = 100, 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
  - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta =  $125^{\circ}$ C and 7,000 hours in Ta =  $85^{\circ}$ C.



Table 5.8 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Currele el	Parameter	Conditions		Standard			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
_	Program/erase endurance (2)		10,000 (3)	_	-	times	
_	Byte program time (program/erase endurance ≤ 1,000 times)		-	160	950	μS	
_	Byte program time (program/erase endurance > 1,000 times)		-	300	950	μS	
_	Block erase time (program/erase endurance ≤ 1,000 times)		-	0.2	1	S	
_	Block erase time (program/erase endurance > 1,000 times)		-	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	3+CPU clock × 3 cycles	ms	
_	Interval from erase start/restart until following suspend request		0	-	-	μS	
_	Time from suspend until erase restart		-	-	30+CPU clock x 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock x 1 cycle	μS	
_	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		2.7	-	5.5	V	
_	Program, erase temperature		-40	_	85°C (J version), 125°C (K version)	°C	
_	Data hold time <sup>(7)</sup>	Ambient temperature = 55 °C (8)	20	ı	-	year	

- Vcc = 2.7 to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- Definition of programming/erasure endurance
  - The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

- However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- The data hold time includes time that the power supply is off or the clock is not supplied.
- 8. This data hold time includes 3,000 hours in Ta = 125°C and 7,000 hours in Ta = 85°C.




Figure 5.2 Time delay until Suspend

Table 5.9 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Onit
Vdet0	Voltage detection level	At the falling of Vcc	2.70	2.85	3.05	V
_	Voltage detection 0 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet0 – 0.1) V	-	6	150	μS
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		-	-	100	μS

#### Notes:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 3. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 5.10 Voltage Detection 1 Circuit Electrical Characteristics

Cumbal	Parameter	Condition		Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	4.00	4.30	4.60	V
-	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		-	0.10	-	V
-	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5 V to (Vdet1_7 – 0.1) V	-	60	150	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (4)		-	_	100	μS

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and  $T_{\text{opr}} = -40$  to  $85^{\circ}\text{C}$  (J version) / -40 to  $125^{\circ}\text{C}$  (K version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 5.11 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Faiametei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2 – 0.1) V	_	20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS


- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and  $T_{opr} = -40$  to  $85^{\circ}\text{C}$  (J version) / -40 to  $125^{\circ}\text{C}$  (K version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.12 Power-on Reset Circuit (2)

Svmbol	Parameter	Condition		Standard		Unit
Symbol	r arameter	Condition	Min.	Тур.	Max.	Offic
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec

### Notes:

- 1. The measurement condition is Topr = -40 to 85°C (J version) / -40 to 125°C (K version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- V<sub>det0</sub> indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

**Table 5.13 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Standard		Unit
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	Vcc = 2.7  V to  5.5  V, $-40^{\circ}\text{C} \leq \text{Topr} \leq 85^{\circ}\text{C (J version)} /$	_	40	-	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register <sup>(3)</sup>	-40°C ≤ Topr ≤ 125°C (K version)	-	36.864	_	MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register		-	32	-	MHz
	High-speed on-chip oscillator frequency temperature • supply voltage dependence (2)		-5	_	5	%
_	Oscillation stability time		-	200	_	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	_	μА

- 1. The measurement condition is Vcc = 2.7 to 5.5 V,  $T_{Opr} = -40$  to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version).
- This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.
- This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.14 Low-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Symbol Parameter			Unit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency	2.7 V ≤ Vcc < 4.2 V	106.25	125	143.75	kHz
		4.2 V ≤ Vcc ≤ 5.5 V	112.5	125	137.5	
fOCO-WDT	Low-speed on-chip oscillator frequency for watchdog	2.7 V ≤ Vcc < 4.2 V	106.25	125	143.75	kHz
	timer	4.2 V ≤ Vcc ≤ 5.5 V	112.5	125	137.5	
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	30	100	μS
-	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	3	_	μΑ

## Note:

1. The measurement condition is Vcc = 2.7 to 5.5 V,  $T_{opr} = -40$  to 85°C (J version) / -40 to 125°C (K version).

### **Table 5.15 Power Supply Circuit Timing Characteristics**

Symbol	Parameter	Condition	;	Standard	d	Unit
Symbol	raidilletei	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on $^{(2)}$		I	I	2,000	μS

- 1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr = -40 to 85°C (J version) / -40 to 125°C (K version).
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.



Timing Requirements of Synchronous Serial Communication Unit (SSU) (1) **Table 5.16** 

Cumple of	Parameter		Conditions		Stand	lard	Unit
Symbol			Conditions	Min.	Тур.	Max.	Ullit
tsucyc	SSCK clock cycle time	е		4	-	-	tcyc (2)
tHI	SSCK clock "H" width			0.4	-	0.6	tsucyc
tLO	SSCK clock "L" width			0.4	_	0.6	tsucyc
trise SSCK clock rising time		Master		-	-	1	tcyc (2)
		Slave		-	_	1	μS
tfall	SSCK clock falling time	Master		-	_	1	tcyc (2)
		Slave		-	_	1	μS
tsu	SSO, SSI data input s	etup time		100	-	-	ns
tн	SSO, SSI data input h	old time		1	_	-	tcyc (2)
tLEAD	SCS setup time	Slave		1tcyc + 50	_	-	ns
tLAG	SCS hold time	Slave		1tcyc + 50	_	-	ns
top	SSO, SSI data output	delay time		-	-	1	tcyc (2)
tsa	SSI slave access time	)	2.7 V ≤ Vcc ≤ 5.5 V	-	_	1.5tcyc + 100	ns
tor	SSI slave out open tin	ne	2.7 V ≤ Vcc ≤ 5.5 V	-	_	1.5tcyc + 100	ns

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V and Topr = -40 to  $85^{\circ}C$  (J version) / -40 to  $125^{\circ}C$  (K version), unless otherwise specified.




Figure 5.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 5.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 5.17 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	Parameter	Condition		Standard		Unit	
Symbol		arameter	Condition	Min.	Тур.	Max.	Offic
Voн	Output "H" voltage	Other than XOUT	Iон = −5 mA	Vcc - 2.0	-	Vcc	V
			IoH = -200 μA	Vcc - 0.3	-	Vcc	V
		XOUT	IoH = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 5 mA	-	_	2.0	V
			IoL = 200 μA	-	_	0.45	V
		XOUT	IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRAIO, TRBO, TRCIOA to TRCIOD, TRDIOA0 to TRDIODO, TRDIOA1 to TRDIOD1, TRCCLK, TRCTRG, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL2, SDA2, SSO	Vcc = 5.0 V	0.1	1.2	ı	V
		RESET	Vcc = 5.0 V	0.1	1.2	-	V
lін	Input "H" current		VI = 5 V, Vcc = 5.0 V	-	-	1.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 5.0 V	-	-	-1.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5.0 V	25	50	100	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	-	МΩ
VRAM	RAM hold voltage		During stop mode	2.0	-	1	V



<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{T}_{\text{Opr}} = -40 \text{ to } 85^{\circ}\text{C}$  (J version) /  $-40 \text{ to } 125^{\circ}\text{C}$  (K version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.18 Electrical Characteristics (2) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] (Topr = -40 to 85°C (J version), unless otherwise specified.)

Symbol	Parameter	ameter Condition		Standard			Unit
Cyllibol	i arameter			Min.	Тур.	Max.	5
Icc	Power supply current $(3.3 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V})$	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
	Single-chip mode, output pins are open, other pins are		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.5	mA
	Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
		X	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	110	μА
		) H L V	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5.0	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	15.0	-	μА



The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Electrical Characteristics (3) [3.3 V  $\leq$  Vcc  $\leq$  5.5 V] **Table 5.19** (Topr = -40 to  $125^{\circ}$ C (K version), unless otherwise specified.)

Symbol	Parameter	Condition		,	Standard	ł	Unit
Symbol	raiametei		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current $(3.3 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V})$	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA
	Single-chip mode, output pins are open, other pins are		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.6	12.5	mA
	Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0		mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	-	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	330	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5.0	320	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	60	_	μА



<sup>1.</sup> The typical value (Typ.) indicates the current value when the CPU and the memory operate. The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = -40°C to 85°C (J ver)/-40°C to 125°C (K ver))

Table 5.20 External Clock Input (XOUT)

Symbol	Parameter	Stan	Standard	
	r diametei	Min.	Max.	Unit
tc(XOUT)	XOUT input cycle time	50	-	ns
twh(xout)	XOUT input "H" width	24	-	ns
twl(xout)	XOUT input "L" width	24	_	ns




Figure 5.7 External Clock Input Timing Diagram when VCC = 5 V

Table 5.21 TRAIO Input

Symbol	Parameter		Standard		
	i didiffeter	Min.	Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	-	ns	
twh(traio)	TRAIO input "H" width	40	-	ns	
twl(traio)	TRAIO input "L" width	40	-	ns	




Figure 5.8 TRAIO Input Timing Diagram when Vcc = 5 V

Cumbal	Parameter	Condition	Stan	Unit	
Symbol	Parameter	Condition	Min.	Max.	Unit
tc(CK)	CLKi input cycle time		200	_	ns
tw(ckh)	CLKi input "H" width		100	_	ns
tw(ckl)	CLKi input "L" width	7	100	-	ns
td(C-Q)	TXDi output delay time	When external clock selected	_	90	ns
th(C-Q)	TXDi hold time		0	_	ns
tsu(D-C)	RXDi input setup time		10	_	ns
th(C-D)	RXDi input hold time		90	_	ns
td(C-Q)	TXDi output delay time		-	10	ns
tsu(D-C)	RXDi input setup time	When internal clock selected	90	_	ns
th(C-D)	RXDi input hold time		90	_	ns

i = 0, 2




Figure 5.9 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.23 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Stan	Unit	
Symbol	Falameter	Min.	Max.	Offic
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width 250 (2) –			

- When selecting the digital filter by the NTi input filter select bit, use an NTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.10 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Electrical Characteristics (4) [2.7 V  $\leq$  Vcc < 4.2 V] **Table 5.24** 

Cumple of		arameter	Condition		Standard		1.100.14
Symbol	r arailletei		Condition	Min.	Тур.	Max.	Unit
Voн	Output "H" voltage	Other than XOUT	IOH = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	IOH = -200 μA	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	IoL = 1 mA	-	_	0.5	V
		XOUT	IoL = 200 μA	-	-	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRAIO, TRBO, TRCIOA to TRCIOD, TRDIOA0 to TRDIOD0, TRDIOA1 to TRDIOD1, TRCCLK, TRCTRG, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL2, SDA2, SSO	Vcc = 3.0 V	0.1	0.4	_	<b>&gt;</b>
		RESET	Vcc = 3.0 V	0.1	0.5	-	V
liн	Input "H" current		VI = 3 V, Vcc = 3.0 V	-	-	1.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 3.0 V	-	_	-1.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	42	84	168	kΩ
RfXIN	Feedback resistance	XIN		-	0.3	-	ΜΩ
VRAM	RAM hold voltage		During stop mode	2.0	-	-	V

<sup>1.</sup>  $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$  and  $\text{Topr} = -40 \text{ to } 85^{\circ}\text{C}$  (J version) /  $-40 \text{ to } 125^{\circ}\text{C}$  (K version), f(XIN) = 20 MHz, unless otherwise

Electrical Characteristics (5) [2.7 V  $\leq$  Vcc < 3.3 V] **Table 5.25** (Topr = -40 to  $85^{\circ}$ C (J version), unless otherwise specified.)

Symbol	Parameter	Parameter Conditi	Condition		Standard		Unit
•		L		Min.	Тур.	Max.	
Icc	Power supply current (2.7 V ≤ Vcc < 3.3 V) Single-chip mode,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	14.5	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	3.6	ı	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	ı	3.0	ı	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	ı	2.2	ı	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
		High-speed on-chip oscillator	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
		mode <sup>(1)</sup>	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	85	180	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	110	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5	100	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	13.0	_	μА



<sup>1.</sup> The typical value (Typ.) indicates the current value when the CPU and the memory operate. The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Symbol	Parameter		Condition		Standard		Unit
	- Gramotor			Min.	Тур.	Max.	
Icc	Power supply current (2.7 V ≤ Vcc < 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode (1)	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	14.5	mA
	other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.6	12.0	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	ı	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	ı	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2.2	ı	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	1.5	ı	mA
		High-speed on-chip oscillator mode (1)	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	-	7.0	14.5	mA
	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	-	mA		
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	85	390	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	15	320	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	5	310	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	2.0	5.0	μА
			XIN clock off, Topr = 125°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	55.0	-	μΑ



The typical value (Typ.) indicates the current value when the CPU and the memory operate.
 The maximum value (Max.) indicates the current when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

# **Timing Requirements**

(Unless Otherwise Specified: VCC = 3 V, Vss = 0 V at Topr = -40°C to 85°C (J ver)/-40°C to 125°C (K ver))

Table 5.27 External Clock Input (XOUT)

Symbol	Parameter	Standard		Unit	
Symbol	Falanetei		Max.		
tc(XOUT)	XOUT input cycle time 50 -				
twh(xout)	XOUT input "H" width 24 -				
twl(xout)	XOUT input "L" width 24 -				




Figure 5.11 External Clock Input Timing Diagram when VCC = 3 V

Table 5.28 TRAIO Input

Symbol	Parameter	Standard		Unit		
Symbol	r alametei		Max.			
tc(TRAIO)	TRAIO input cycle time	300	-	ns		
twh(traio)	TRAIO input "H" width 120 -					
twl(traio)	TRAIO input "L" width 120 -					




Figure 5.12 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.29 Serial Interface

Cumbal	Parameter	Condition	Stan	dard	Unit	
Symbol	Parameter	Condition	Min.	Max.		
tc(CK)	CLKi input cycle time		300	-	ns	
tw(ckh)	CLKi input "H" width	When external clock selected	150	-	ns	
tW(CKL)	CLKi Input "L" width		150	-	ns	
td(C-Q)	TXDi output delay time		_	120	ns	
th(C-Q)	TXDi hold time		0	-	ns	
tsu(D-C)	RXDi input setup time		30	-	ns	
th(C-D)	RXDi input hold time		90 –		ns	
td(C-Q)	TXDi output delay time		-	30	ns	
tsu(D-C)	RXDi input setup time	When internal clock selected	120	-	ns	
th(C-D)	RXDi input hold time	90 –			ns	

i = 0, 2




Figure 5.13 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.30 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter	Standard		Unit
Symbol	raidilletei	Min.	Max.	Offic
tw(INH)	INTi input "H" width, Kli input "H" width	380 (1)	-	ns
tW(INL)	INTi input "L" width, Kli input "L" width	380 (2)	-	ns

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





Figure 5.14 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

# **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.



Rev.	Date		Description
ixev.	Date	Page	Summary
0.01	Sep 30, 2010	_	First Edition issued
0.10	Jul 05, 2011	3	Table 1.2 revised
		5	Table 1.4 revised
		8	Figure 1.3 revised
		11	Table 1.8 revised
		16	3.1 revised
		20	Table 4.3 revised
		26 to 29	Table 4.9 to Table 4.12 revised
		30 to 51	"5. Electrical Characteristics" added

All trademarks and registered trademarks are the property of their respective owners.

# General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

## 1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

### 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-drime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occur malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics

RENESAS

## **SALES OFFICES**

# Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tei: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tei: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-737, Fax: +82-2-558-5141

© 2011 Renesas Electronics Corporation, All rights reserved.