

Z8 Encore!® Motor Control Series

Z8 Encore!® Z8FMC16 MCU

Programming Specification

PRS000502-1005

PRELIMINARY

ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432 Telephone: 408.558.8500 • Fax: 408.558.8300 • www.ZiLOG.com_



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

ZiLOG Worldwide Headquarters

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500 Fax: 408.558.8300

www.ZiLOG.com

ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or service names mentioned herein may be trademarks of the companies with which they are associated.

Document Disclaimer

©2005 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

PRS000502-1005

PRELIMINARY

Flash Memory Programming Overview

The Z8 Encore!® Z8FMC16 Motor Control features a Flash program memory selections of 8KB or 16KB. By using Flash memory, you have the ability to easily update the code. The Z8 Encore!® features an on-chip Flash controller that typically manages the timing of Flash control signals for programming, page erase, and mass erase operations. The Flash controller can also be bypassed to allow direct control of Flash signals via the general purpose input/output (GPIO) pins. Flash memory can be programmed faster by controlling the Flash memory signals directly. Bypassing the Flash controller is beneficial when programming a large number of devices, and is most likely to be used by third party vendors who are developing the multi-site gang programmers.

Bypassing the Flash Controller

Flash controller bypass mode is enabled by writing the following three bytes of instruction to the on-chip debugger (OCD) via the DBG interface:

- 80H This instruction initiates auto-baud calculation of the DBG interface data and clock rate.
- 2. **F0H** OCD writes testmode register command.
- 3. **04H** Data to be written to the testmode register. This data enables the Flash controller bypass mode.

Flash Memory Control Signals

Depending on the size (number of bytes) available in the Flash memory, the Flash memory uses fourty two signals for its direct interfacing.

- 16 signals for the address lines.
- 8 signals for data input.
- 8 signals for data output.
- 10 signals for control operations.

The Flash memory control signals are listed and described in Table 1

Table 1. Flash Memory Control Signals

Signal	Direction	Description
XADDR[9:0]	I	X address input selects a row. XADDR[9:0] corresponds to the upper 10 bits of the program memory address space (PROGMEM[15:6]). For Z8 Encore!® devices with less than 64KB of program memory, the unused upper address bits must be set to 0.
YADDR[5:0]	I	Y address input selects one byte within a row. YADDR[5:0] corresponds to the lower 6 bits of the program memory address space (PROGMEM[5:0]).
DIN[7:0]	I	Data input.
DOUT[7:0]	О	Data output.
XE	I	X address enable.
YE	I	Y address enable.
SE	I	Sense amplifier enable.
OE	I	Output enable.
ERASE	I	Erase enable. This signal is used to select erase operations.
MAS1	Ι	Mass erase select. This signal is used to distinguish between page erase and mass erase operations.
PROG	I	Program enable. This signal is used to select a program operation.
NVSTR	Ι	Non-volatile store enable. This signal is used during page erase, mass erase, and programming operations.
TMR	I	This signal should be set to 1 during all operations.
IFREN	I	Information area select.

Flash Memory Operations

When bypassing the Flash controller, all Flash memory operations (read, program, page erase, and mass erase) are available. The mode of operation is set by the Flash memory control signals as described in Table 2.

The selection of the Flash main memory or the Flash information area depends on the IFREN signal as described in Table 3.

PRS000502-1005

PRELIMINARY

Table 2. Flash Mode Truth Table

Mode	XE	YE	SE	OE	PROG	ERAS	SE MAS1	NVST	R TMR	IFREN
Read	Н	Н	Н	Н	L	L	L	L	Н	L/H ¹
Program	Н	Н	L	L	Н	L	L	Н	Н	L/H ¹
Page Erase	Н	L	L	L	L	Н	L	Н	Н	L/H ¹
Mass Erase	Н	L	L	L	L	Н	Н	Н	Н	L/H ¹

See Table 3 for IFREN signal operation information.

Table 3. IFREN Signal Truth Table

Mode	$\mathbf{IFREN} = 1$	IFREN = 0
Read	Read Information Area	Read Main Memory
Program	Program Information Area	Program Main Memory
Page Erase	Page Erase Information Area	Page Erase Main Memory
Mass Erase	Mass Erase Information Area	Mass Erase Main Memory

Flash Bypass Mode Register Structure

For using Flash controller bypass mode for all package sizes, the signals must be registered internally. This allows all data access to occur through pin PWM2L and Port A [6:0]. Three other pins (PWM2H, PWM1L, and PWM1H), selects one of the input data registers or the data output register as shown in Table 4.



	Register Select [PWM2H, PWM1L, PWM1H]								
	000	001	010	011	100	101	110-111		
Input/Output	Input	Input	Input	Input	Input	Output	Input		
PWM2L	XADDR[9]	XADDR[1]	DIN[7]	XE	TMR	DOUT[7]	NOP		
Port A6	XADDR[8]	XADDR[0]	DIN[6]	YE	IFREN	DOUT[6]	NOP		
Port A5	XADDR[7]	YADDR[5]	DIN[5]	SE	NOP	DOUT[5]	NOP		
Port A4	XADDR[6]	YADDR[4]	DIN[4]	OE	NOP	DOUT[4]	NOP		
Port A3	XADDR[5]	YADDR[3]	DIN[3]	ERASE	NOP	DOUT[3]	NOP		
Port A2	XADDR[4]	YADDR[2]	DIN[2]	PROG	NOP	DOUT[2]	NOP		
Port A1	XADDR[3]	YADDR[1]	DIN[1]	MAS1	NOP	DOUT[1]	NOP		
Port A0	XADDR[2]	YADDR[0]	DIN[0]	NVSTR	NOP	DOUT[0]	NOP		

Flash Bypass Mode Register Structure

Figure 1 illustrates the multiplexed register structure that allows access to all Flash memory signals through GPIO ports.




Figure 1. Flash Bypass Mode Register Structure

Bypass Mode Register Read Timing

Figure 2 illustrates the timing of a read operation using the Flash controller bypass mode registers. While reading data, output data is latched into the output register on the first

PRS000502-1005

PRELIMINARY



clock edge. The data is read during the next clock period. Mode selector comprises of the following pins: PWM2H, PWM1L, and PWM1H.




Figure 2. Bypass Mode Register Read Timing

Bypass Mode Register Write Timing

Figure 3 illustrates the timing of a write operation using the Flash controller bypass mode registers. When writing data into the registers, the data is latched on the rising edge of XIN.




Figure 3. Bypass Mode Register Write Timing

Flash Row Programming

The Flash memory can be programmed either as a single byte at a time or as a row of bytes at a time. Multi-byte row programming allows programming of a full row of Flash memory without incurring all of the programming setup and recovery time for each byte. During row programming, the Flash memory's PROG and NVSTR signals are

PRS000502-1005

PRELIMINARY

continuously asserted until all bytes in a row are programmed. This allows the row to be programmed faster than if these signals are deasserted after programming each byte.

During row programming, you must ensure that the cumulative programming high voltage period does not exceed the specification limits for a row.

Flash Memory Timing

Table 5 and Figures 4 through Figure 7 provides the detailed timing information on accessing the Flash memory in Flash controller bypass mode.

Table 5. Flash Memory Timing Parameters

Parameter	Symbol	Min.	Max.	Unit
X address access time	Txa	-	40	ns
Y address access time	Туа	-	40	ns
OE access time	Toa	-	4	ns
PROG/ERASE to NVSTR setup time	Tnvs	5	-	μs
NVSTR hold time	Tnvh	5	-	μs
NVSTR hold time (Mass Erase)	Tnvh1	100	-	μs
NVSTR to program setup time	Tpgs	10	-	μs
Program hold time	Tpgh	20	-	ns
Byte program time	Tprog	30	60	μs
Address / Data setup time	Tads	20	-	ns
Address / Data hold time	Tadh	20	-	ns
Recovery time	Trev	1	-	μs
Cumulative program high voltage period ¹	Thv	-	12	ms
Erase time	Terase	10	-	ms
Mass Erase time	Tme	200	-	ms

¹Thy is the cumulative high voltage programming time for a single row before the next erase.



Caution:

The same address (byte) cannot be programmed more than twice before the next erase.


PRS000502-1005

PRELIMINARY



Flash Read Timing

Figure 4 illustrates the timing of a read operation from the Flash memory.




ERASE = 0, MAS1 = 0, NVSTR = 0, TMR = 1

Figure 4. Flash Read Timing

Flash Program Timing

Figure 5 illustrates the Flash programming operation for three bytes on a single row. The XADDR is unchanged while PROG and NVSTR are high, but the YADDR changes three times to identify three different bytes in a single row.




SE = 0, OE = 0, ERASE = 0, MAS1 = 0, TMR = 1

Figure 5. Flash Byte Program Timing



Flash Page Erase Timing

Figure 6 illustrates the timing of a Flash page erase operation.




YE = 0, SE = 0, OE = 0, PROG = 0, MAS1 = 0, TMR = 1

Figure 6. Flash Page Erase Timing

Flash Mass Erase Timing

Figure 7 illustrates the timing of a Flash mass erase operation. With IFREN driven high (1), the mass erase operation will erase both the main memory and the information area. With IFREN driven low (0), the mass erase operation will erase only the main memory.



YE = 0, SE = 0, OE = 0, PROG = 0, TMR = 1

Figure 7. Flash Mass Erase Timing

Z8FMC16100 Flash Programming Flowchart

Figure 8 illustrates an example flowchart for read and write operations.

Z8FMC16100 Flash Programming Flowchart RESET& Release Release STAR DBG OSCCTL (E2 OSCCTL 4 18 OSCCTL: E7 WriteOCD WriteOCD WriteOCD Autobaud 0x08, 0x08, 0x08, WriteOCD XINis Waitfor 0x0F 0x0F 0x0F SysCl 0x86, 0x80 break 0x010x010x01. Autobaud 🔻 0xE7 0xE2 0x18 WriteOCD 0x80 FFREQH **←**4E FFREQL +20 WriteOCD 0x08, WriteOCD 0x08, WriteOCD 0x08, WriteOCD 0x08, WriteOCD Mass 0x08, Erase 0x0F 0x0F 0x0F 0x0F, 0x0F, Flash 0xFA. 0xFB 0xF8. 0xF8. 0xF8. 0x01, 0x01, 0x01 0x01, N, 0x4E 0x20 0x73 0x8C 0x63 O WrTestmode Register WriteOCD WriteOCD 0xF0 0x80 * The Values for FFREQH and FFREQL are based WriteOCD 0x04 on a 20MHz clock source. This value is set by the following equation Flash Controller PWM2H,PWM1L,PWM1H {FFREQH[7:0],FFREQL[7:0]}=(ClockFrequency)/ DIO= By passe PWM2L,PORT[A6:A0] 0x4e20= (20 MHz)/1000 Do not use less then a 32kHz clock source. SEL = 0x04 DIN =0x80 AssertXF& SetADDRH SetADDRI AssertNVSTR Wr/Rd SEL = 0x00 SEL = 0x01 SEL = 0x03 SEL=0x03 Write DIN=addr[15:8] Memory DIN=addr[7:0] DIN =0x85 DIN=0x84 Read, SEL=0x03 DIN=0xF0 SEL=0x03 SEL = 0x03 SEL = 0x02 SEL = 0x01 DIN=0x85 DIN=0xC5 DIN=data[7:0] DIN=addr[7:0] No, increment YADDR **W**rDone DeassertXE& NVSTR SEL=0x03 DeassertPROG SEL=0x03 STOF DIN =0x81 DIN=0x00 SetADDR Yes SEL = 0x00 DIN =addr[15:8] Rd Loop SEL = 0x01 SEL = 0x05DIN=addr[7:0] DOUT=data[7:0] Done No, increment YADDR

Figure 8. Z8FMC16100 Flash Gang Programming Flow

PRS000502-1005

PRELIMINARY