

PRIMARY CONTROLLER WITH STANDBY

- CURRENT-MODE CONTROL PWM
- SWITCHING FREQUENCY UP TO 1MHz
- LOW START-UP CURRENT (< 120µA)
- HIGH-CURRENT OUTPUT DRIVE SUITABLE FOR POWER MOSFET (1A)
- **FULLY LATCHED PWM LOGIC WITH DOU-**BLE PULSE SUPPRESSION
- PROGRAMMABLE DUTY CYCLE \blacksquare
- 100% AND 50% MAXIMUM DUTY CYCLE LIMIT
- STANDBY FUNCTION
- PROGRAMMABLE SOFT START \blacksquare
- **PRIMARY OVERCURRENT FAULT DETEC-**TION WITH RE-START DELAY
- **PWM UVLO WITH HYSTERESIS**
- IN/OUT SYNCHRONIZATION
- LATCHED DISABLE
- INTERNAL 100ns LEADING EDGE BLANK-ING OF CURRENT SENSE
- **PACKAGE: DIP16 AND SO16**

DESCRIPTION

This primary controller I.C., developed in BCD60II technology, has been designed to implement off

BLOCK DIAGRAM

line or DC-DC power supply applications using a fixed frequency current mode control.

Based on a standard current mode PWM controller this device includes some features such as programmable soft start, IN/OUT synchronization, disable (to be used for over voltage protection and for power management), precise maximum Duty Cycle Control, 100ns leading edge blanking on current sense, pulse by pulse current limit, overcurrent protection with soft start intervention, and Standby function for oscillator frequency reduction when the converter is lightly loaded.

August 2001

ABSOLUTE MAXIMUM RATINGS

(*) maximum package power dissipation limits must be observed

PIN CONNECTION

THERMAL DATA

PIN FUNCTIONS

冈

2/23

ELECTRICAL CHARACTERISTICS (Vcc = 15V; Tj = 0 to 105°C; R_T = 13.3kΩ (*) C_T = 1nF; unless otherwise specified.)

(*) $R_T = R_A / R_B$, $R_A = R_B = 27kΩ$, see Fig. 23.

ELECTRICAL CHARACTERISTICS (continued.)

Figure 3. Quiescent current vs. input voltage.

Figure 5. Quiescent current vs. input voltage and switching frequency.

Figure 4. Quiescent current vs. input voltage and switching frequency.

Figure 6. IC Consumption vs. Temperature.

Figure 8. Vref vs. junction temperature.

Figure 9. Vref vs. junction temperature.

Figure 11. Output saturation.

Figure 10. Vref SVRR vs. switching frequency.

Figure 12. Output saturation.

-50 -25 0 25 50 75 100 125 150 $280 - 50$ 290 300 310 320 Tj (°C) fsw (KHz) $Rt= 4.5Kohn$, $Ct = 1nF$ Vcc = 15V, V15=Vref

Figure 15. Switching frequency vs. temperature.

Figure 19. Delay to output vs junction temperature.

Figure 16. Switching frequency vs. temperature.

Figure 18. Maximum Duty Cycle vs Vpin3.

Figure 20. E/A frequency response.

STANDBY FUNCTION

The standby function, optimized for flyback topology, automatically detects a light load condition for the converter and decreases the oscillator frequency on that occurrence. The normal oscillation frequency is automatically resumed when the output load builds up and exceeds a defined threshold.

This function allows to minimize power losses related to switching frequency, which represent the majority of losses in a lightly loaded flyback, without giving up the advantages of a higher switching frequency at heavy load.

This is accomplished by monitoring the output of the Error Amplifier (V_{COMP}) that depends linearly on the peak primary current, except for an offset.

If the the peak primary current decreases (as a result of a decrease of the power demanded by the load) and V_{COMP} falls below a fixed threshold (V_{T1}) , the oscillator frequency will be set to a lower value (f_{SB}) . When the peak primary current increases and Vcomp exceeds a second threshold (V_{T2}) the oscillator frequency is set to the normal value (f_{osc}). An appropriate hysteresis (V_{T2} - V_{T1}) prevents undesired frequency change when power is such that Vcomp moves close to the threshold. This operation is shown in fig. 21.

Both the normal and the standby frequency are externally programmable. V_{T1} and V_{T2} are internally fixed but it is possible to adjust the thresholds in terms of input power level.

APPLICATION INFORMATION

Detailed Pin Function Description

Pin 1. SYNC (In/Out Synchronization). This function allows the IC's oscillator either to synchronize other controllers (master) or to be synchronized to an external frequency (slave).

As a master, the pin delivers positive pulses during the falling edge of the oscillator (see pin 2). In slave operation the circuit is edge triggered. Refer to fig. 23 to see how it works. When several IC work in parallel no master-slave designation is needed because the fastest one becomes auto-

Figure 21. Standby dynamic operation.

matically the master.

During the ramp-up of the oscillator the pin is pulled low by a 600µA internal sink current generator. During the falling edge, that is when the pulse is released, the 600µA pull-down is disconnected. The pin becomes a generator whose source capability is typically 7mA (with a voltage still higher than 3.5V).

In fig. 22, some practical examples of synchronizing the L5991 are given.

Since the device automatically diminishes its operating frequency under light load conditions, it is reasonable to suppose that synchronization will refer to normal operation and not to standby.

Pin 2. RCT (Oscillator). Two resistors (R_A and R_B) and one capacitor (C_T) , connected as shown in fig. 23, allow to set separately the operating frequency of the oscillator in normal operation (f_{osc}) and in standby mode (fs_B).

 C_T is charged from Vref through R_A and R_B in normal operation (STANDBY = HIGH), through RA only in standby ($STANDBY = LOW$). See pin 16 description to see how the STANDBY signal is generated.

When the voltage on C_T reaches 3V, the capacitor is quickly internally discharged. As the voltage has dropped to 1V it starts being charged again.

Figure 22. Synchronizing the L5991.

Figure 23. Oscillator and synchronization internal schematic.

The oscillation frequency can be established with the aid of the diagrams of fig. 14, where R_T will be intended as the parallel of R_A and R_B in normal operation and $R_T = R_A$ in standby, or considering the following approximate relationships:

$$
f_{osc} \cong \frac{1}{C_T \cdot (0.693 \cdot (R_A \text{ } / \text{ } R_B) + K_T} \quad (1),
$$

which gives the normal operating frequency, and:

$$
f_{SB} \cong \frac{1}{C_T \cdot (0.693 \cdot R_A + K_T)}
$$
 (2),

which gives the standby frequency, that is the one the converter will operate at when lightly loaded. In the above expressions, RA // RB means:

$$
R_A//R_B = \frac{R_A \cdot R_B}{R_A + R_B},
$$

while K_T is defined as:

$$
K_{T} = \begin{cases} 90 & V_{15} = VREF \\ 160 & V_{15} = GND/OPEN \end{cases} (3),
$$

and is related to the duration of the falling-edge of the sawtooth:

$$
T_d \approx 30 \cdot 10^{-9} + K_T \cdot C_T
$$
 (4).

 T_d is also the duration of the sync pulses delivered at pin 1 and defines the upper extreme of the duty cycle range, D_x (see pin 15 for D_x definition and calculation) since the output is held low during the falling edge.

In case V15 is connected to VREF, however, the switching frequency will be a half the values taken

from fig. 14 or resulting from (1) and (2).

To prevent the oscillator frequency from switching back and forth from f_{osc} to f_{SB}, the ratio f_{osc} / f_{SB} must not exceed 5.5.

If during normal operation the IC is to be synchronized to an external oscillator, R_A , R_B and C_T should be selected for a f_{osc} lower than the master frequency in any condition (typically, 10-20%), depending also on the tolerance of the parts.

Pin 3. DC (Duty Cycle Control). By biasing this pin with a voltage between 1 and $3 \vee$ it is possible to set the maximum duty cycle between 0 and the upper extreme D_x (see pin 15).

If D_{max} is the desired maximum duty cycle, the voltage V3 to be applied to pin 3 is:

$$
V_3 = 5 - 2^{(2-Dmax)} \quad (5)
$$

D_{max} is determined by internal comparison between V3 and the oscillator ramp (see fig. 24), thus in case the device is synchronized to an external frequency fext (and therefore the oscillator amplitude is reduced), (5) changes into:

$$
V_3 = 5 - 4 \cdot \exp\left(-\frac{D_{\text{max}}}{R_{\text{T}} \cdot C_{\text{T}} \cdot f_{\text{ext}}}\right) \tag{6}
$$

A voltage below 1V will inhibit the driver output stage. This could be used for a not-latched device disable, for example in case of overvoltage protection (see application ideas).

If no limitation on the maximum duty cycle is required (i.e. $D_{MAX} = D_X$), the pin has to be left floating. An internal pull-up (see fig. 24) holds the voltage above 3V. Should the pin pick up noise (e.g.

77

during ESD tests), it can be connected to VREF through a 4.7k Ω resistor.

Figure 24. Duty cycle control.

Pin 4. VREF (Reference Voltage). The device is provided with an accurate voltage reference $(5V±1.5%)$ able to deliver some mA to an external circuit.

A small film capacitor $(0.1 \ \mu F$ typ.), connected between this pin and SGND, is recommended to ensure the stability of the generator and to prevent noise from affecting the reference.

Before device turn-on, this pin has a sink current capability of 0.5mA.

Pin 5. VFB (Error Amplifier Inverting Input). The feedback signal is applied to this pin and is compared to the E/A internal reference (2.5V). The E/A output generates the control voltage which fixes the duty cycle.

The E/A features high gain-bandwidth product, which allows to broaden the bandwidth of the overall control loop, high slew-rate and current capability, which improves its large signal behavior. Usually the compensation network, which stabilizes the overall control loop, is connected between this pin and COMP (pin 6).

Pin 6. COMP (Error Amplifier Output). Usually, this pin is used for frequency compensation and the relevant network is connected between this pin and VFB (pin 5). Compensation networks towards ground are not possible since the L5991 E/A is a voltage mode amplifier (low output impedance). See application ideas for some example of compensation techniques.

It is worth mentioning that the calculation of the part values of the compensation network must take the standby frequency operation into account. In particular, this means that the open-loop crossover frequency must not exceed $f_{SB}/4 \div$ $f_{SB}/5$.

The voltage on pin 6 is monitored in order to re-

10/23

duce the oscillator frequency when the converter is lightly loaded (standby).

Pin 7. SS (Soft-Start). At device start-up, a capacitor (Css) connected between this pin and SGND (pin 12) is charged by an internal current generator, ISSC, up to about 7V. During this ramp, the E/A output is clamped by the voltage across Css itself and allowed to rise linearly, starting from zero, up to the steady-state value imposed by the control loop. The maximum time interval during which the E/A is clamped, referred to as soft-start time, is approximately:

$$
T_{ss} \cong \frac{3 \cdot R_{sense} \cdot I_{Qpk}}{I_{SSC}} \cdot C_{ss} \tag{7}
$$

where Rsense is the current sense resistor (see pin 13) and I_{Qpk} is the switch peak current (flowing through Rsense), which depends on the output load. Usually, \dot{C}_{SS} is selected for a T_{SS} in the order of milliseconds.

As mentioned before, the soft-start intervenes also in case of severe overload or short circuit on the output. Referring to fig. 25, pulse-by-pulse current limitation is somehow effective as long as

Figure 25. Regulation characteristic and related quantities.

the ON-time of the power switch can be reduced (from A to B). After the minimum ON-time is reached (from B onwards) the current is out of control.

To prevent this risk, a comparator trips an overcurrent handling procedure, named 'hiccup' mode operation, when a voltage above 1.2V (point C) is detected on current sense input (ISEN, pin 13). Basically, the IC is turned off and then soft-started as long as the fault condition is detected. As a result, the operating point is moved abruptly to D, creating a foldback effect. Fig. 26 illustrates the operation.

The oscillation frequency appearing on the softstart capacitor in case of permanent fault, referred to as 'hiccup" period, is approximately given by:

$$
T_{\text{hic}} \cong 4.5 \cdot \left(\frac{1}{\text{lssc}} + \frac{1}{\text{lsm}}\right) \cdot C_{\text{ss}} \quad (8)
$$

177

Since the system tries restarting each hiccup cycle, there is not any latchoff risk.

"Hiccup" keeps the system in control in case of short circuits but does not eliminate power components overstress during pulse-by-pulse limitation (from A to C). Other external protection circuits are needed if a better control of overloads is required.

Pin 8. VCC (Controller Supply). This pin supplies the signal part of the IC. The device is enabled as VCC voltage exceeds the start threshold and works as long as the voltage is above the UVLO threshold. Otherwise the device is shut down and the current consumption is extremely low (<150µA). This is particularly useful for reducing the consumption of the start-up circuit (in the simplest case, just one resistor), which is one of the most significant contributions to power losses in standby.

An internal Zener limits the voltage on VCC to 25V. The IC current consumption increases considerably if this limit is exceeded.

A small film capacitor between this pin and SGND (pin 12), placed as close as possible to the IC, is recommended to filter high frequency noise.

Pin 9. VC (Supply of the Power Stage). It supplies the driver of the external switch and therefore absorbs a pulsed current. Thus it is recommended to place a buffer capacitor (towards PGND, pin 11, as close as possible to the IC) able to sustain these current pulses and in order to avoid them inducing disturbances.

This pin can be connected to the buffer capacitor directly or through a resistor, as shown in fig. 27, to control separately the turn-on and turn-off speed of the external switch, typically a Power-

MOS. At turn-on the gate resistance is $R_g + R_g$, at turn-off is R_g only.

Pin 10. OUT (Driver Output). This pin is the output of the driver stage of the external power switch. Usually, this will be a PowerMOS, although the driver is powerful enough to drive BJT's (1.6A source, 2A sink, peak).

The driver is made up of a totem pole with a highside NPN Darlington and a low-side VDMOS, thus there is no need of an external diode clamp to prevent voltage from going below ground. An internal clamp limits the voltage delivered to the gate at 13V. Thus it is possible to supply the driver (Pin 9) with higher voltages without any risk of damage for the gate oxide of the external MOS. The clamp does not cause any additional increase of power dissipation inside the chip since the current peak of the gate charge occurs when the gate voltage is few volts and the clamp is not active. Besides, no current flows when the gate voltage is 13V, steady state.

Under UVLO conditions an internal circuit (shown

in fig.28) holds the pin low in order to ensure that the external MOS cannot be turned on accidentally. The peculiarity of this circuit is its ability to mantain the same sink capability (typically, 20mA ω 1V) from $V_{CC} = 0V$ up to the start-up threshold. When the threshold is exceeded and the L5991 starts operating, V_{REFOR} is pulled high (refer to fig. 28) and the circuit is disabled.

It is then possible to omit the "bleeder" resistor (connected between the gate and the source of the MOS) ordinarily used to prevent undesired switching-on of the external MOS because of some leakage current.

Figure 28. Pull-Down of the output in UVLO.

Pin 11. PGND (Power Ground). The current loop during the discharge of the gate of the external MOS is closed through this pin. This loop should be as short as possible to reduce EMI and run separately from signal currents return.

Pin 12. SGND (Signal Ground). This ground references the control circuitry of the IC, so all the ground connections of the external parts related to control functions must lead to this pin. In laying out the PCB, care must be taken in preventing switched high currents from flowing through the SGND path.

Pin 13. ISEN (Current Sense). This pin is to be connected to the "hot" lead of the current sense resistor Rsense (being the other one grounded), to get a voltage ramp which is an image of the current of the switch (I_Q) . When this voltage is equal to:

$$
V_{13pk} = I_{Qpk} \cdot R_{sense} = \frac{V_{COMP} - 1.4}{3} \quad (9)
$$

the conduction of the switch is terminated. To increase the noise immunity, a "Leading Edge Blanking" of about 100ns is internally realized as shown in fig. 29. Because of that, the smoothing RC filter between this pin and Rsense could be removed or, at least, considerably reduced.

Pin 14. DIS (Device Disable). When the voltage on pin 14 rises above 2.5V the IC is shut down and it is necessary to pull VCC (IC supply voltage, pin 8) below the UVLO threshold to allow the device to restart.

The pin can be driven by an external logic signal in case of power management, as shown in fig. 30. It is also possible to realize an overvoltage protection, as shown in the section " Application Ideas".If used, bypass this pin to ground with a filter capacitor to avoid spurious activation due to noise spikes. If not, it must be connected to SGND.

Pin 15. DC-LIM (Maximum Duty Cycle Limit). The upper extreme, Dx, of the duty cycle range depends on the voltage applied to this pin. Approximately,

$$
D_x \cong \frac{R_T}{R_T + 230} \quad (10)
$$

if DC-LIM is grounded or left floating. Instead,

Figure 29. Internal LEB.

Figure 30. Disable (Latched).

connecting DC-LIM to VREF (half duty cycle option), Dx will be set approximately at:

$$
D_x \cong \frac{R_T}{2 \cdot R_T + 260} \quad (11)
$$

Figure 31. Half duty cycle option.

and the output switching frequency will be halved with respect to the oscillator one because an internal T flip-flop (see block diagram) is activated. Fig. 31 shows the operation.

The half duty cycle option speeds up the discharge of the timing capacitor C_T (in order to get duty cycles as close to 50% as possible) so the oscillator frequency - with the same timing components will be slightly higher.

Pin 16. S-BY (Standby Function). The resistor RB, along with RA, sets the operating frequency of the oscillator in normal operation (f_{osc}). In fact, as long as the STANDBY signal is high, the pin is internally connected to the reference voltage VREF by a N-channel FET (see fig. 32), so the timing capacitor C_T is charged through R_A and R_B . When the STANDBY signal goes low the N-channel FET is turned off and the pin becomes floating. R_B is

now disconnected and C_T is charged through R_A only. In this way the oscillator frequency (f_{SB}) will be lower. Refer to pin 2 description to see how to calculate the timing components.

Typical values for V_{T1} and V_{T2} are 2.5 V and 4V respectively. This 1.5V hysteresis is enough to prevent undesired frequency change up to a 5.5 to 1 f_{osc}/ f_{SB} ratio.

The value of V_{T1} is such that in a discontinuous flyback the standby frequency is activated when the input power is about 13% of the maximum. If necessary, it is possible to decrease the power threshold below 13% by adding a DC offset (V_o) on the current sense pin (13, ISEN). This will also allow a frequency change greater than 5.5 to 1.

The following equations, useful for design, apply:

$$
P_{\text{inSB}} = \frac{1}{2} \cdot L_{P} \cdot f_{\text{osc}} \cdot \left(\frac{0.367 - V_{o}}{R_{\text{sense}}}\right)^{2} (12),
$$

$$
P_{\text{inNO}} = \frac{1}{2} \cdot L_{\text{P}} \cdot f_{\text{SB}} \cdot \left(\frac{0.867 - V_{\text{o}}}{R_{\text{sense}}}\right) \quad (13),
$$

$$
\frac{f_{\text{osc}}}{f_{\text{SB}}} < \left(\frac{0.867 - V_{\text{o}}}{0.367 - V_{\text{o}}}\right)
$$
 (14),

where P_{inSB} is the input power below which the L5991 recognizes a light load and switches the oscillator frequency from f_{osc} to f_{SB}, P_{inNO} is the input power above which the L5991 switches back from f_{SB} to f_{osc} and L_p the primary inductance of the flyback transformer.

Connect to Vref or leave open this pin when stand-by function is not used.

Layout hints

Generally speaking a proper circuitboard layout is vital for correct operation but is not an easy task. Careful component placing, correct traces routing, appropriate traces widths and, in case of high voltages, compliance with isolation distances are the major issues. The L5991 eases this task by putting two pins at disposal for separate current returns of bias (SGND) and switch drive currents (PGND) The matter is complex and only few important points will be here reminded.

- 1) All current returns (signal ground, power ground, shielding, etc.) should be routed separately and should be connected only at a single ground point.
- 2) Noise coupling can be reduced by minimizing the area circumscribed by current loops. This applies particularly to loops where high pulsed currents flow.
- 3) For high current paths, the traces should be doubled on the other side of the PCB whenever possible: this will reduce both the resistance and the inductance of the wiring.
- 4) Magnetic field radiation (and stray inductance) can be reduced by keeping all traces carrying switched currents as short as possible.
- 5) In general, traces carrying signal currents should run far from traces carrying pulsed currents or with quickly swinging voltages. From this viewpoint, particular care should be taken of the high impedance points (current sense input, feedback input, ...). It could be a good idea to route signal traces on one PCB side and power traces on the other side.
- 6) Provide adequate filtering of some crucial points of the circuit, such as voltage references, IC's supply pins, etc.

APPLICATION IDEAS

either improving performance or solving common application problems of L5991 based supplies.

Here follows a series of ideas/suggestions aimed at

Figure 35. Standby thresholds adjustment.

Figure 36. Isolated MOSFET Drive & Current Transformer Sensing in 2-switch Topologies.

Figure 37. Low consumption start-up.

Figure 38. Bipolar transistor driver.

Figure 40. Feedback with optocoupler.

Figure 43 Protection against overvoltage/feedback disconnection (not latched)

Figure 44. Device shutdown on overcurrent

Figure 45. Constant power in pulse-by-pulse current limitation (flyback discontinuous)

Figure 46. Voltage mode operation.

L5991 - L5991A

Figure 48. Synchronization to flyback pulses (for monitors).

 $\sqrt{27}$

(1) D and F do not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15mm (.006inch).

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is
granted by implication or otherwise under any patent or patent rights of STMicroe subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

