65,536 WORDS x 8 BITS CMOS UV ERASABLE AND ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC57512AD is a 65,536 word \times 8 bit CMOS ultraviolet light erasable and electrically programmable read only memory. For read operation, the TC57512AD's access time is 150ns/200ns, and the TC57512AD operates from a single 5-volt power supply and has low power standby mode which reduces the power dissipation without increasing access time. The standby mode is achieved by applying a TTL-high level signal to the $\overline{\text{CE}}$ input. Advanced CMOS technology reduces the maximum active current to 30mA/6.7MHz and standby current to $100\mu\text{A}$. For program operation, the programming is achieved by using the high speed programming mode. TC57512AD is fabricated with the CMOS technology and the N-channel silicon double layer gate MOS technology.

FEATURES

- Peripheral circuit: CMOS Memory cell : N-MOS
- Fast access time: TC57512AD-15 150ns TC57512AD-20 200ns
- Low power dissipation Active: 30mA/6.7MHz Standby: 100μA


PIN	CONNE	CTION	(TOI	P VIEW)
	A15 🗆	1	28	J V _{CC}
	A12	2	27	3 A1 4
	A7 🗖	3	26	JA13
	A6 🗆	4	25	3 A8
	A5 🗖	5	24	3 A9
	A4 🗆	6	23] A1 1
	A3 🗖	7	22	OE/VPP
	A2 🗆	8	21	3A10
	A1 C	9	20	3 CE
	A0 🗖	10	19	107
	00 🗖	11	18	3 06
	01	12	17	05
	02 🗖		16	04
	GND□		15	103

PIN NAMES

A0 ~ A15	Address Inputs
00 ∿ 07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ/V _{PP}	Output Program Enable Supply Input Voltage
v _{CC}	Power Supply Voltage (+5V)
GND	Ground

- Full static operation
- · High speed programming mode I, II
- · Inputs and outputs TTL compatible
- · Standard 28 pin DIP cerdip package

BLOCK DIAGRAM



MODE SELECTION

MODE	ČE (20)	ŌE/V _{PP} (22)	V _{CC} (28)	00 ∿ 07 (11 ∿ 13,15 ∿ 19)	POWER
Read	L	L		Data Out	Anndria
Output Deselect	*	H	5 V	High Impedance	Active
Standby	H	*		High Impedance	Standby
Program	L	v_{PP}	6V ¹)	Data In	
Program Inhibit	Н	V _{PP}	2)	High Impedance	Active
Program Verify	L	L	6.25V	Data Out	

- *: H or L 1)
- 1): HIGH SPEED PROGRAMMING MODE I
 - 2): HIGH SPEED PROGRAMMING MODE II

TC57512AD-15 TC57512AD-20

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
V _{CC}	V _{CC} Power Supply Voltage	-0.6 ~ 7.0	V
V _{PP}	Program Supply Voltage	-0.6 ~ 14.0	V
v _{IN}	Input Voltage	-0.6 ~ 7.0	٧
V _{I/O}	Input/Output Voltage	-0.6 ∿ V _{CC} +0.5	V
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature • Time	260 • 10	°C•sec
TSTG	Storage Temperature	-65 ~ 125	°C
TOPR	Operating Temperature	-40 ~ 85	°C

READ OPERATION

D.C. AND A.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	TC57512AD-15/TC57512AD-20
Ta	Operating Temperature	-40 ∿ 85°C
V _{CC}	V _{CC} Power Supply Voltage	5V±5%

D.C. AND OPERATING CHARACTERISTICS

SYMBOL	PARAMETER	CONDITION		MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0 ~ V _C	3	-	_	±10	μA
ILO	Output Leakage Current	V _{OUT} =0.4 λ	v _{CC}	_	_	±10	μA
I _{CC01}		CE=0V	f=6.7MHz	-	-	30	mА
I _{CCO2}	Operating Current	I _{OUT} =OmA	f=1MHz	-	-	15	ША
I _{CCS1}		CE=VIH		-	-	1	mA
I _{CCS2}	Standby Current	CE=V _{CC} -0.	2 V	_	-	100	μА
VIH	Input High Voltage	_		2.2	-	V _{CC} +0.3	V
V _{IL}	Output Low Voltage	_		-0.3	-	0.8	V
v _{OH}	Output High Voltage	I _{OH} =-400μ	A	2.4	-	-	v
v _{OL}	Output Low Voltage	I _{OL} =2.1mA		-	_	0.4	V
Ippl	V _{PP} Current	V _{PP} =0 ~ V _C	c+0.6	-	-	±10	μА

A.C. CHARACTERISTICS

			TC57512AD-15		TC57512AD-20		_{UNIT}
SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	MIN.	MAX.	ONTI
tACC	Address Access Time	CE=OE=VIL	-	150	_	200	ns
tCE	CE to Output Valid	OE=VIL	-	150	_	200	ns
t _{OE}	OE to Output Valid	CE=V _{IL}	-	70	-	70	ns
t _{DF1}	CE to Output in High-Z	OE=VIL	0	60	0	60	ns
t _{DF2}	OE to Output in High-Z	CE=VIL	0	60	0	60	ns
tOH	Output Data Hold Time	CE=OE=VIL	0	_	0	-	ns

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and $C_L = 100 \mbox{pF}$

• Input Pulse Rise and Fall Times : 10ns Max.

· Input Pulse Levels

: $0.45V \sim 2.4V$


• Timing Measurement Reference Level: Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE *(Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
c _{IN1}	Input Capacitance	v _{IN} =0v	-	4	6	pF
C _{IN2}	OE/Vpp Input Capacitnace	v _{IN} =0v	-	50	60	рF
COUT	Output Capacitance	V _{OUT} =0V	_	8	12	рF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS





HIGH SPEED PROGRAM MODE I

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V
v _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12,5	13.0	V

DC and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

		` ,				
SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
ILI	Input Current	$V_{IN}=0 \sim V_{CC}$	_	-	±10	μA
v _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	_	-	V
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V
I _{CC}	V _{CC} Supply Current	-	_	-	30	mA
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mA

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tAS	Address Setup Time	_	2	-	-	μs
tAH	Address Hold Time	•	2	_	_	μs
t _{OES}	\overline{OE}/V_{PP} Setup Time	-	2	_	_	μs
^t OEH	OE/V _{PP} Hold Time	-	2	-	-	μS
tPRT	$\overline{\text{OE}}/\text{V}_{ extsf{PP}}$ Pulse Rise Time	-	50	-	_	ns
t _{DS}	Data Setup Time	-	2		-	μs
t _{DH}	Data Hold Time	-	2	~	-	μs
t _{VR}	OE/V _{PP} Recovery Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	-	2	-	-	μs
t _{PW}	Initial Program Pulse Width	CE=V _{IL} , OE/V _{PP} =V _{PP}	0.95	1.0	1.05	ms
toPW	Overprogram Pulse Width	Note 1	2.85	3.0	78.75	ms
t _{DV}	Data Valid from CE	OE/Vpp=VIL	-	_	1	μs
t _{DF}	CE to Output in High-Z	OE/V _{PP} =V _{IL}	-	-	130	ns

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)

Input Pulse Rise and Fall Times
Input Pulse Levels
: 10ns Max.
: 0.45V ~ 2.4V

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value X.

HIGH SPEED PROGRAM MODE II

DC RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +1.0	V
VIL	Input Low Voltage	-0.3	-	0.8	V
v _{CC}	V _{CC} Power Supply Voltage	6.0	6.25	6.5	V
V _{PP}	Vpp Power Supply Voltage	12.5	12.75	13.0	V

DC and OPERATING CHARACTERISTICS (Ta=25 \pm 5°C, V_{CC}=6.25V \pm 0.25V, V_{PP}=12.75V \pm 0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
ILI	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	±10	μA	
v _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	v	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	V	
ICC	V _{CC} Supply Current	-	-	-	30	mA	
I _{PP2}	Vpp Supply Current	V _{PP} =13.0V	-	_	50	mA	

AC PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6.25V±0.25V, V_{PP}=12.75V±0.25V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
tAS	Address Setup Time	-	2	-	-	μs
^t AH	Address Hold Time	-	2	-	-	μS
tOES	OE/V _{PP} Setup Time	-	2	-	- _	μs
t _{OEH}	OE/Vpp Hold Time	-	2	_	-	μѕ
tPRI	$\overline{\text{OE}}/\text{V}_{\text{PP}}$ Pulse Rise Time	-	50	_	-	ns
t _{DS}	Data Setup Time	-	2	~	_	μs
^t DH	Data Hold Time	-	2	_	-	μs
tvR	OE/V _{PP} Recovery Time	-	2	-	-	με
tvcs	V _{CC} Setup Time	-	2	_	-	μѕ
tPW	Program Pulse Width	CE=VIL, OE/Vpp=Vpp	0.095	0.1	0.105	ms
t _{DV}	Data Valid from CE	OE/VPP=VIL	-	-	1	μs
t _{DF}	CE to Output in High-Z	ŌĒ/VPP=VIL	_	_	130	ns

AC TEST CONDITIONS

• Output Load : 1 TTL Gate and C_L (100pF)


• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels : $0.45 \text{V} \sim 2.4 \text{V}$

• Timing Measurement Reference Level: Input 0.8V and 2.0V, Output 0.8V and 2.0V



TIMING WAVEFORMS (PROGRAM)

HIGH SPEED PROGRAMMING MODE I $(V_{CC}=6V\pm0.25V, V_{PP}=12.5V\pm0.5V)$ HIGH SPEED PROGRAMMING MODE II $(V_{CC}=6.25V\pm0.25V, V_{PP}=12.75V\pm0.25V)$



- Note 1. V_{CC} must be applied simultaneously or before V_{PP} and cut off simultaneously or after V_{PP} .
 - 2. Removing the device from socket and setting the device in socket with $V_{\rm PP}=12.5\pm0.5V$ or $V_{\rm PP}=12.75\pm0.25V$ may cause permanent damage to the device.
 - 3. The V_{PP} supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the V_{PP} terminal. When the switching pulse voltage is applied to the V_{PP} terminal, the overshoot voltage of its pulse should not be exceeded 14V.

ERASURE CHARACTERISTICS

The TC57512AD's erasure is achieved by applying shortwave ultraviolet light which has a wavelength of 2537Å (Angstroms) to the chip through the transparent window. The integrated dose (ultraviolet light intensity [w/cm²] × exposure time [sec.]) for erasure should be a minimum of 15 [w·sec/cm²]. When the Toshiba sterilizing lamp GL-15 is used and the device is exposed at a distance of 1cm from the lamp surface, the erasure will be achieved within 60 minutes. And using commercial lamps whose ultraviolet light intensity is a 12000 [μ w/cm²] will reduce the exposure time to about 20 minutes. (In this case, the integrated does is 12000 [μ w/cm²] × (20 × 60) [sec] \cong 15 [$w\cdot$ sec/cm²].) The TC57512AD's erasure begins to occur when exposed to light with wavelength shorter than 4000Å. The sunlight and the fluorescent lamps will include 3000 \sim 4000Å wavelength components. Therefore when used under such lighting for extended periods of time, the opaque seals-Toshiba EPROM Protect Seal AC901-are available.

OPERATION INFORMATION

The TC57512AD's six operation modes are listed in the following table.

Mode selection can be achieved by applying TTL level signal to all inputs.

PIN NAMES (NUMBER) MODE			ŌE (22)	V _{PP} (1)	V _{CC} (28)	$00 \sim 07$ (11 \sim 13, 15 \sim 19)	POWER	
HODE		(20)		(+/	(=0)			
	Read	l r	L			Data Out	Active	
Read Operation	Output Deselect		Н	5v	5V	High Impedance	ACCIVE	
(Ta=-40 ∿ 85°C)	Standby	Н	*			High Impedance	Standby	
Description	Program	L	Н	12.5V ¹⁾	6V ¹⁾	Data In		
Program Operation	Program Inhibit	Н	H		2)	High Impedance	Active	
(Ta=25±5°C)	Program Verify	*	L	12.75V ²⁾	6.25V	Data Out		

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}, 2); HIGH SPEED PROGRAM MODE I

READ MODE

The TC57512AD has two control functions. The chip enable (\overline{CE}) controls the operation power and should be used for device selection. The output enable (\overline{OE}) control the output buffers, independent of device selection. Assuming that $\overline{CE}=\overline{OE}=V_{IL}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The \overline{CE} to output valid (t_{CE}) is equal to the address access time (t_{ACC}) . Assuming that $\overline{CE}=V_{IL}$ and all addresses are valid, the output data is valid at the outputs after toe from the falling edge of \overline{OE} .

TC57512AD-15 TC57512AD-20

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IH}}$ or $\overline{\text{OE}}=\text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TC57512AD's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC57512AD has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC57512AD is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC57512AD are in the "1" state which is erased state. Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming. The TC57512AD is in the programming mode when the $\overline{\text{OE}}/\text{Vpp}$ input is at 12.5V or 12.75V and $\overline{\text{CE}}$ is at TTL-Low level. The TC57512AD can be programmed any location at any time either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits. The verify is accomplished with $\overline{\text{OE}}/\text{Vpp}$ at V_{IL} and $\overline{\text{CE}}$ at V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V or +12.75V) is applied to Vpp terminal, a high level $\overline{\text{CE}}$ input inhibits the TC57512AD from being programmed. Programming of two or more TC57512AD's in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ may be commonly connected, and a TTL low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAM MODE I

This high speed programming mode I is performed at $V_{CC}=6.0V$ and $\overline{OE}/V_{PP}=12.5V$. The programming is achieved by applying a single TTL low level 1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with pulse width 3 times that needed for initial programming is applied.

When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}$ =5V.

HIGH SPEED PROGRAM MODE I

The program time can be greatly decreased by using this high speed programming mode II. This high speed programming mode II is performed at $V_{CC}=6.25V$ and $\overline{OE}/Vpp=12.75V$. The programming is achieved by applying a single TTL low level 0.1ms pulse to the \overline{CE} input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.


If the programmed data is not correct, another program pulse of 0.1ms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

When programming has been completed, the data in all addresses should be verified with $V_{\rm CC}=5V$.




HIGH SPEED PROGRAM MODE I





HIGH SPEED PROGRAM MODE II

FLOW CHART



TC57512AD-15 TC57512AD-20

ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC57512AD which identifies its manufacturer and device type.

The programming equipment may reads out manufacturer code and device code from TC57512AD by using this mode before program operation and automatically set program voltage (Vpp) and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC57512AD.

PINS	A0	07	06	05	04	03	02	01	00	HEX.
SIGNATURE	(10)	(19)	(18)	(17)	(16)	(15)	(13)	(12)	(11)	DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	VIH	1	0	0	0	0	1	0	1	85

Notes: $A9=12V\pm0.5V$

Al \sim A8, Al0 \sim Al5, \overrightarrow{CE} , \overrightarrow{OE} = \overrightarrow{V}_{TL}

OUTLINE DRAWINGS WDIP28-G-600

Unit: mm

