

LMV422 **Dual Rail-to-Rail Output Operational Amplifier with Power Select General Description**

The LMV422 dual rail-to-rail output amplifier offers a power select pin (PS) that allows the user to select one of two power modes depending on the level of performance desired. This is ideal for AC coupled circuits where the circuit needs to be kept active to maintain a guiescent charge on the coupling capacitors with minimum power consumption.

For portable applications, the LMV422 operates in low power mode consuming only 2 µA of supply current per channel at a bandwidth of 27 kHz. This allows the user to reduce the power consumption of an amplifier while maintaining an active circuit. For additional bandwidth and output current drive the amplifier can be switched to full power mode with 8 MHz bandwidth while consuming only 400 µA per channel.


The LMV422 features a rail-to-rail output voltage swing in addition to an input common mode range that includes ground. The LMV422 is designed for closed loop gains of plus two (or minus one) or greater. The LMV422 is offered in 10-Pin MSOP miniature package to ease the adoption in applications where board area is at a premium.

Features

| Supply voltage | 2.7V to 5.5V | |
|--|---------------|--|
| Supply current per channel | | |
| — Low power mode | 2 µA | |
| — Full power mode | 400 µA | |
| Input common mode voltage range | -0.3V to 3.8V | |
| ■ CMRR | 85 dB | |
| Output voltage swing | Rail-to-Rail | |
| Input offset voltage | 1 mV | |
| Bandwidth | | |
| Low power mode | 27 kHz | |
| Full power mode | 8 MHz | |
| Stable for $A_V \ge +2$ or $A_V \le -1$ | | |

Applications

- AC coupled circuits
- Portable instrumentation
- Smoke detectors



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| ESD Tolerance(Note 2) | |
|---|-----------------|
| Human Body | 2000V |
| Machine Model | 200V |
| V _{IN} Differential | ±2V |
| Supply Voltage (V ⁺ - V ⁻) | 2.5V to 5.5V |
| Storage Temperature Range | –65°C to +150°C |
| Junction Temperature (Note 4) | +150°C |

| Soldering Information | |
|------------------------------------|-------|
| Infrared or Convection (20 sec) | 235°C |
| Wave Soldering Lead Temp. (10 sec) | 260°C |
| Operating Batings (Note 1) | |

Operating Ratings (Note 1)

| Supply Voltage (V ⁺ - V ⁻) | 2.7V to 5.5V |
|---|----------------|
| Temperature Range | -40°C to +85°C |
| Package Thermal Resistance (θ_{JA}) | |
| 10-Pin MSOP | 210°C/W |

5V Full Power Mode Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, PS = V⁻. Boldface limits apply at the temperature extremes.

| Symbol | Parameter | Conditions | Min (Note 6) | Typ (Note 5) | Max (Note 6) | Units | |
|--------------------|------------------------------------|---|---------------------|-----------------|-------------------|-------|--|
| V _{OS} | Input Offset Voltage | | | 1 | 4 5.5 | mV | |
| ΔV_{OS} | Input Offset Voltage Difference | V _{OS} in Full Power Mode – V _{OS} in Low Power Mode | | 0.1 | 1 | mV | |
| TC V _{os} | Input Offset Average Drift | (Note 9) | | 2 | | μV/C | |
| I _B | Input Bias Current | | | 5 | | pА | |
| CMRR | Common Mode Rejection Ratio | $\rm V_{CM}$ Stepped from 0V to 3.5V | 68 60 | 85 | | dB | |
| PSRR | Power Supply Rejection Ratio | V ⁺ = 2.7V to 5V | 66 60 | 90 | | dB | |
| CMVR | Input Common Mode Voltage Range | CMRR ≥ 50 dB | -0.3 | | 3.8 | V | |
| A _{VOL} | Large Signal Voltage Gain | V_{O} = 0.75V to 4.25V R_{L} = 1 M Ω | 72 70 | 100 | | dB | |
| | | $V_{O} = 0.75V$ to 4.25V $R_{L} = 10 \text{ k}\Omega$ | 75 70 | 102 | | uВ | |
| V _o | Output Swing High | $R_L = 10 \text{ k}\Omega$ to V ⁺ /2 | 4.93 4.88 | 4.97 | | V | |
| | | $R_L = 1 M\Omega$ to V ⁺ /2 | 4.94 4.89 | 4.98 | | | |
| | Output Swing Low | $R_L = 10 \text{ k}\Omega$ to V ⁺ /2 | | 33 | 180 230 | | |
| | | $R_L = 1 M\Omega$ to V ⁺ /2 | | 25 | 120 170 | mV | |
| I _{SC} | Output Short Circuit Current | Sourcing, $V_O = 0V$ $V_{ID} = 100 \text{ mV}$ | 3 | 5 | | - mA | |
| | | Sinking, $V_O = 5V$ $V_{ID} = -100 \text{ mV}$ | 9 | 16 | | | |
| I _S | Supply Current Per Channel | $PS \le 0.5V$ | | 400 | 650 900 | μA | |
| SR | Slew Rate | $V_{\rm O} = 3V, A_{\rm V} = +2$ | 1.8 | 3.8 | | V/µs | |
| GBW | Gain Bandwidth Product | | | 8 | | MHz | |
| e _n | Input-Referred Voltage Noise | f = 100 kHz | | 20 | | nV/√H | |
| | | f = 1 kHz | | 25 | | | |

www.national.com

5V Full Power Mode Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, $PS = V^-$. Boldface limits apply at the temperature extremes.

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|-----------------|--|------------|----------|----------|----------|---------|
| | | | (Note 6) | (Note 5) | (Note 6) | |
| i _n | Input-Referred Current Noise | f = 1 kHz | | 0.006 | | pA/ √Hz |
| t _{LF} | Time from Low Power Mode to Full Power Mode | | | 210 | | ns |
| TH_{PS} | Full Power Mode Voltage Threshold | | | | 0.5 | V |
| I _{PS} | Input Current PS pin(Note 7) | | | -2 | | μA |

5V Low Power Mode Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, PS = V⁺ or Open. **Bold-face** limits apply at the temperature extremes.

| Parameter | Conditions | Min | Тур | Max | Units | |
|---------------------------------|---|---|---|---|---|--|
| | | (Note 6) | (Note 5) | (Note 6) | | |
| Input Offset Voltage | | | 1 | 4 | mV | |
| | | | | 5.5 | | |
| Input Offset Voltage Difference | | | 0.1 | 1 | mV | |
| | | | | | | |
| Input Offset Average Drift | (Note 9) | | 2 | | μV/C | |
| Input Bias Current | | | 5 | | pА | |
| Common Mode Rejection | V_{CM} Stepped from 0V to 3.5V | 60 | 82 | | dB | |
| Ratio | | 55 | | | UD | |
| Power Supply Rejection Ratio | V ⁺ = 2.7V to 5V | 62 | 90 | | dB | |
| | | 60 | | | UD | |
| Input Common-Mode Voltage | CMRR ≥ 50 dB | 0 | | 3.5 | v | |
| Range | | | | | v v | |
| Large Signal Voltage Gain | $R_{L} = 1 M\Omega$ | 62 | 72 | | dD | |
| | $V_{\rm O} = 0.75$ to 4V | 54 | | | dB | |
| Output Swing High | $R_L = 1 M\Omega$ | 4.94 | 4.98 | | v | |
| | | 4.89 | | | v | |
| Output Swing Low | $R_L = 1 M\Omega$ | | 150 | 200 | | |
| | | | | 250 | mV | |
| Output Short Circuit Current | Sourcing, V _O = 0V | 40 | 140 | | | |
| | V _{ID} = 200 mV | | | | | |
| | Sinking, V _O = 5V | 25 | 130 | | μA | |
| | $V_{ID} = -200 \text{ mV}$ | | | | | |
| Supply Current per channel | PS ≥ 4. 5V | | 2 | 3.5 | | |
| | | | | 4.5 | μA | |
| Slew Rate | $V_{\rm O} = 3V, A_{\rm V} = +2$ | 8 | 14 | | V/ms | |
| Gain Bandwidth Product | | | 27 | | kHz | |
| Input-Referred Voltage Noise | f = 100 kHz | | 40 | | | |
| | f = 1 kHz | | 60 | | nV/ √Hz | |
| Input-Referred Current Noise | f = 1 kHz | | 0.06 | | pA/ √H | |
| Time from Full Power Mode to | | | 500 | | - | |
| | | | 000 | | ns | |
| | | 4.5 | | | + | |
| | | | | | V nA | |
| Input Current PS pin (Note 7) | | | 8 | | | |
| | Input Offset Voltage Input Offset Voltage Difference Input Offset Average Drift Input Bias Current Common Mode Rejection Ratio Power Supply Rejection Ratio Input Common-Mode Voltage Range Large Signal Voltage Gain Output Swing High Output Sword Circuit Current Supply Current per channel Slew Rate Gain Bandwidth Product Input-Referred Voltage Noise Time from Full Power Mode to Low Power Mode Low Power Mode Low Power Mode Voltage Threshold | $\begin{tabular}{ c c c c } \hline Input Offset Voltage \\ \hline Input Offset Voltage Difference \\ V_{OS} in Full Power Mode - \\ V_{OS} in Low Power Mode \\ \hline Input Offset Average Drift \\ \hline (Note 9) \\ \hline Input Bias Current \\ \hline Common Mode Rejection Ratio \\ \hline V_{CM} Stepped from 0V to 3.5V \\ \hline Ratio \\ \hline Power Supply Rejection Ratio \\ \hline V^+ = 2.7V to 5V \\ \hline Input Common-Mode Voltage Range \\ \hline Large Signal Voltage Gain \\ R_L = 1 M\Omega \\ V_O = 0.75 to 4V \\ \hline Output Swing High \\ \hline R_L = 1 M\Omega \\ \hline Output Swing Low \\ \hline Output Short Circuit Current \\ \hline Sourcing, V_O = 0V \\ V_{ID} = 200 mV \\ \hline Sinking, V_O = 5V \\ V_{ID} = -200 mV \\ \hline Supply Current per channel \\ \hline Slew Rate \\ \hline Input-Referred Voltage Noise \\ \hline Input-Referred Current Noise \\ \hline Low Power Mode Voltage \\ \hline Hreshold \\ \hline \end{tabular}$ | $\begin{tabular}{ c c c c } \hline \end{tabular} \end{tabular}$ | $\begin{tabular}{ c c c c } \hline c c c c c c c c c c c c c c c c c c $ | $\begin{tabular}{ c c c c } \hline c c c c c c c c c c c c c c c c c c $ | |

LMV422

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k Ω in series with 100 pF, Machine Model, 0Ω in series with 200 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the average of the rising and falling slew rates.

Note 9: Offset voltage average drift determined by dividing the change in V_{OS} at temperature extremes into the total temperature change.


Connection Diagram




Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing | |
|----------------------|-------------|-----------------|--------------------------|-------------|--|
| 10-Pin MSOP 3 x 5 mm | LMV422MM | AJ1A | 1k Units Tape and Reel | MUB10A | |
| | LMV422MMX | AJIA | 3.5k Units Tape and Reel | | |

Simplified Schematic



www.national.com



LMV422


PHASE

PHASE (°)


LMV422

Typical Performance Characteristics Unless otherwise specified, $V^+ = 5V$, $T_A = 25^{\circ}C$, $PS = V^+$ for Full Power Mode, $PS = V^-$ for Low Power Mode. (Continued)


Phase Margin vs. Gain for Various Capacitive Load




Input Offset Voltage vs. Output Voltage




Noise vs. Frequency




Phase Margin vs. Gain for Various Capacitive Load



Input Offset Voltage vs. Output Voltage





PSRR vs. Frequency



www.national.com

LMV422






Application Information

The LMV422 is a dual rail-to-rail output amplifier that can be switched between two active power modes. The power select pin (PS) provides a method to optimize the power consumption, bandwidth and short circuit current. When the PS pin is set to greater than 4.5V (*Figure 1a*) or left open, the LMV422 is in Low Power Mode operating at a bandwidth of

27 kHz and consuming only 2 μ A of supply current per channel. Setting the PS pin to less than 0.5V, switches the LMV422 to Full Power Mode with a bandwidth of 8 MHz and supply current of 400 uA per channel (*Figure 2b*).. The PS pin should not exceed the supply voltage. The active power modes of the two amplifiers can be set independently.







Figure 1b Full Power Mode

FIGURE 1.

The LMV422 PS pin has an internal pull up and a logic level control gate that makes it easy for the PS pin to be controlled by the output of a logic gate or the output pin of a microcon-

troller. The following figures show the three typical output configurations for logic gates and microcontrollers.




CAPACITIVE LOAD TOLERANCE

The LMV422 is optimized for maximum bandwidth when operating at a minimum closed loop gain of +2 or -1, therefore, it is not recommended to be configured as a buffer. Like many other op amps, the LMV422 may oscillate when the applied load appears capacitive. The threshold of the oscillation varies both with load and circuit gain (see Phase Margin vs. Gain for various capacitive loads curves). The load capacitance interacts with the amplifier's output resistance to create an additional pole. If this pole frequency is too low, it will degrade the amplifier's phase margin so that the amplifier is no longer stable.

Figure 3a and 3b show the addition of a small value resistor R_{ISO} or R_x (50 Ω to 100 Ω) in series with the op amps output. *Figure 3b* shows the addition of a capacitor C_F (5 pF to 10 pF) between the inverting input and the output pin. This addition capacitor returns the phase margin to a safe value without interfering with lower frequency circuit operation. Note that in all cases, the output will ring heavily when the load capacitance is near the threshold for oscillation.

www.national.com

Application Information (Continued)






FIGURE 3.

AC COUPLED CIRCUITS

The two power modes makes the LMV422 ideal for AC coupled circuit where the circuit needs to be kept active to maintain a quiescent charge on the coupling capacitors with minimum power consumption.

Figure 4 shows a schematic of an inverting and non-inverting AC coupled amplifiers using the LMV422 with the PS pins controlled by I/O ports of a microcontroller.

The advantage of the low power active mode for AC coupled amplifiers is the elimination of the time needed to reestablish a quiescent operating point when the amplifier is switched to a full power mode. When amplifiers without a low power active mode are used in low power applications, there are two ways to minimize power consumption. The first is turning off the amplifiers by switching off power to the op amps using a transistor switch. The second is using an amplifier with a shut down pin. Both of these methods have the problem of allowing the coupling capacitors, C1, C2, C3, C4, and C5, to discharge the quiescent DC voltage stored on them when placed in the shut down state. When the amplifiers are turned on again, the quiescent DC voltages must reestablish themselves. During this time, the amplifier's output is not usable because the output signal is a mixture of the amplified input signal and the charging voltage on the coupling capacitors. The settling time can range from a several milliseconds to several seconds depending on the resistor and capacitor values.

When the LMV422 is placed into the low power mode the power consumption is minimal but the amplifier is active to maintain the quiescent DC voltage on the coupling capacitors and the transition back to the operational high power mode is fast, within few hundred nanoseconds. The active low power mode of the LMV422 separates the two critical aspects of a low power AC amplifier design. The values of the gain resistors, bias resistors, and coupling capacitors can be chosen independently of the turn on and stabilization time.




FIGURE 4.

RESISTIVE LOAD

The LMV422 has a minimum current drive of 3 mA in full power mode. The minimum resistive load should be 10 $k\Omega$

The current drive in the low power mode is 140 uA, the minimum resistive load should be 100 k Ω .

Downloaded from Elcodis.com electronic components distributor

