

Contents

Features	1
Applications	1
Selection Guidelines for RESET and the Watchdog Timer.....	1
Pin Assignment	1
Block Diagram.....	2
Options	2
Pin Description	3
Absolute Maximum Ratings	3
Electrical Characteristics.....	4
Test Circuits	6
Operation Timing Chart.....	7
Operation	8
Transient Response.....	11
Characteristics	34
Application Circuit	41
Notes	41
Dimensions	42
Markings	42
Taping	43

The S-8470 Series is a CMOS power management IC for portable telephones. It contains a watchdog timer circuit, in addition to four series-type voltage regulators and four voltage detectors.

■ Features

- Four built-in high-precision voltage regulators with external transistors, whose accuracies are $\pm 2\%$. REG4 can have a MOS FET built-in. These output voltages can be selected by 0.1 V step between 2 V and 6 V.
- Four built-in high-precision voltage detectors, whose accuracies are $\pm 2\%$. One of them can set a delay time with an external capacitor. (S-8470AFS/CFS) These detection voltages can be selected by 0.1 V step between 2 V and 6 V. The detection pins are selected from V_{IN} or V_{OUT} by option.
- Built-in watchdog timer circuit that detects MPU runaway and generates a \overline{RESET} signal: Can set the time out period with an external capacitor (5 s max.) (S-8470AFS/CFS)
- Low current consumption
- All voltage regulators and voltage detectors with the exception of \overline{RESET} can be powered on/off. In the S-8470CFS, \overline{RESET} can be powered on/off.
- There are 3 different type in the series, S-8470AFS/BFS/CFS, whose functions vary according to \overline{RESET} signal and the watchdog timer.
- 24-pin shrink SOP package (pin pitch : 0.8 mm)

■ Applications

- Portable telephone
- Next generation cordlessphone
- Two-way radio equipment
- Other portable equipment

■ Selection Guidelines for \overline{RESET} and the Watchdog Timer


Table 1

Name of series	Functions
S-8470AFS	Always operates \overline{RESET} : (Delay time can be specified using an external capacitor) Can shutdown the watchdog timer.
S-8470BFS	Always operates \overline{RESET} . No watchdog timer.
S-8470CFS	Can shutdown \overline{RESET} : (Delay time can be specified using an external capacitor) and a watchdog timer.

■ Pin Assignment

1. S-8470AFS/CFS

24 pinSSOP
Top view



2. S-8470BFS

24 pinSSOP
Top view




Figure 1

CMOS POWER MANAGEMENT IC S-8470 Series

Block Diagram




Figure 2

WDT = Watchdog timer
SD1 and SD2 = Shutdown pin

Options

Table 2

Item	Applicable pin	Contents of option
Pin to detect the voltage of voltage detectors	VD1	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} , V_{OUT4}
	VD2	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} , V_{OUT4}
	VD3	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} , V_{OUT4}
	RESET	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} , V_{OUT4}
Output voltage of voltage detectors during shutdown	VD1	"L" or "Hi-Z"
	VD2	"L" or "Hi-Z"
	VD3	"L" or "Hi-Z"
	RESET**	"L" or "Hi-Z"
Shutdown control input	SD1*	Shutdown of REG1, REG2, REG3, REG4, VD1, VD2, VD3
	SD2*	Shutdown of REG1, REG2, REG3, REG4, VD1, VD2, VD3
Shutdown prohibition		Shutdown prohibition of REG1, REG2, REG3, REG4, VD1, VD2, VD3
Power transistor of voltage regulators	REG4	Internal or External
Output voltage of voltage regulators and detection voltage of voltage detectors	VD1 to VD3, RESET, REG1 to REG4	Can be set freely by 0.1 V step between 2 V and 6 V (Accuracy : $\pm 2\%$)

* It cannot be allowed that shutdown of any circuit is controlled by two or more SD inputs.

** RESET signal is output when INH = "L" (the S-8470CFS only)

Please contact our sales department on other options than Table 1.

■ Pin Description

Table 3

Name	Description	Shutdown
V _{IN}	Positive power input of REG1 to REG4	
BASE1	Base current sink terminal to connect to the base of the external PNP transistor of REG1	V _{IN}
V _{OUT1}	REG1 output	Hi-Z
BASE2	Base current sink terminal to connect to the base of the external PNP transistor of REG2	V _{IN}
V _{OUT2}	REG2 output	Hi-Z
BASE3	Base current sink terminal to connect to the base of the external PNP transistor of REG3	V _{IN}
V _{OUT3}	REG3 output	Hi-Z
BASE4	Base current sink terminal to connect to the base of the external PNP transistor of REG4 (NC when using the built-in MOS FET of REG4)	V _{IN}
V _{OUT4}	REG4 output	Hi-Z
SD1 to SD2	Shutdown control signals input of REG1 to REG4 and VD1 to VD3	
PS	Current consumption alternative signal input of REG1 to REG4	
V _{DOUT1} to V _{DOUT3}	VD1 to VD3 Nch opendrain output	L or Hi-Z
RESET	Nch opendrain output of voltage detector (VD) for generating RESET	L or Hi-Z
RESIN	Compulsory RESET signal input of VD for generating RESET	
C _D *	Output terminal to connect the capacitor for output signal delay of VD for generating RESET	L
WDCLR*	Clear signal input for watchdog timer (WDT)	
C _w *	Output terminal to connect the capacitor for setting timeout period of WDT	L
INH*	S-8470AF5 : Shutdown control signal input for the WDT S-8470CF5 : Shutdown control signal input for the WDT and VD for generating RESET	
V _{REF1} , V _{REF2}	Reference voltage output	
GND	Ground	

* Excluding the S-8470BF5

■ Absolute Maximum Ratings

Table 4

(Unless otherwise specified : Ta = 25°C)

Parameter	Symbol	Applicable terminal	Ratings	Unit
Input voltage	V _{IN}	V _{IN} , SD1 to SD2, PS, RESIN, WDTCLR, BASE1 to BASE4, INH	V _{SS} - 0.3 to 12	V
Output voltage of voltage regulators	V _{OUT}	V _{OUT1} , V _{OUT2} , V _{OUT3} , V _{OUT4}	V _{SS} - 0.3 to V _{IN} + 0.3	V
Output voltage of voltage detectors	V _{DOUT}	V _{DOUT1} to V _{DOUT3} , RESET	V _{SS} - 0.3 to 12	V
Output current*	I _{OUT}	V _{OUT4}	100	mA
Power dissipation	P _D		650	mW
Operating temperature	T _{opr}		- 40 to + 85	°C
Storage temperature	T _{stg}		- 40 to + 125	°C

* When using a built-in MOS FET

DO NOT APPLY the voltage to V_{REF1}, V_{REF2}, C_w**, and C_D** . (** Excluding the S-8470BF5)

CMOS POWER MANAGEMENT IC S-8470 Series

Electrical Characteristics

1. General

Table 5

(Unless otherwise specified : Ta = 25°C)

Parameter	Symbol	Applicable terminal	Test conditions	Min.	Typ.	Max.	Unit	Test circuit
Current consumption*	I _{REGON}	REG1 to 4	$\overline{SD1}$ to $\overline{2} = \overline{PS} = "H"$ V _{IN} = 6 V	—	6.3	9	μA	1
	I _{REGPS}	REG1 to 4	$\overline{SD1}$ to $\overline{2} = "H"$, $\overline{PS} = "L"$ V _{IN} = 6 V	—	1.4	2	μA	
	I _{REGOF}	REG1 to 4	$\overline{SD1}$ to $\overline{2} = "L"$, V _{IN} = 6 V	—	—	0.1	μA	
	I _{VDON}	VD1 to 3	$\overline{SD1}$ to $\overline{2} = "H"$, V _{IN} = 6 V	—	1.0	2.0	μA	
	I _{VDOF}	VD1 to 3	$\overline{SD1}$ to $\overline{2} = "L"$, V _{IN} = 6 V	—	—	0.1	μA	
	I _{RESON}	RESET	INH = "H", V _{IN} = 6 V	—	1.7	3.5	μA	
	I _{RESOF**}	RESET	$\overline{SD1}$ to $\overline{2} = \overline{INH} = "L"$ V _{IN} = 6 V	—	—	0.5	μA	
	I _{WDTON***}	WDT	INH = "H", V _{IN} = 6 V	—	1.7	3.5	μA	
	I _{WDTOF***}	WDT	INH = "L", V _{IN} = 6 V	—	—	0.3	μA	
	I _{REFON}	V _{IN}	V _{IN} = 6 V	—	4.0	7.0	μA	
	I _{REFOF****}	V _{IN}	$\overline{SD1}$ to $\overline{2} = \overline{INH} = "L"$ V _{IN} = 6 V	—	—	0.2	μA	
	I _{DDOF}	V _{IN}	$\overline{SD1}$ to $\overline{2} = \overline{INH} = \overline{PS} = "L"$	—	—	*****	μA	
S-8470AFS	I _{DD1}	V _{IN}	$\overline{SD1}$ to $\overline{2} = \overline{PS} = "H"$, V _{IN} = 6 V	—	36	56	μA	
S-8470CFS	I _{DD2}	V _{IN}	$\overline{SD1}$ to $\overline{2} = "H"$, $\overline{PS} = "L"$, V _{IN} = 6 V	—	16	28	μA	
S-8470BFS	I _{DD1}	V _{IN}	$\overline{SD1}$ to $\overline{2} = \overline{PS} = "H"$, V _{IN} = 6 V	—	34	53	μA	
	I _{DD2}	V _{IN}	$\overline{SD1}$ to $\overline{2} = "H"$, $\overline{PS} = "L"$, V _{IN} = 6 V	—	14	25	μA	
Input threshold voltage	V _{SL}	$\overline{SD1}$ to $\overline{2}$, \overline{PS}	V _{IN} = 6 V "L"	—	—	0.3	V	2, 4
	V _{SH}	RESIN, INH	V _{IN} = 6 V "H"	2.4	—	—	V	
Operating input voltage	V _{OP}	V _{IN}		2.0	—	10	V	1

* Current consumption per voltage regulator or detector when REG1 through 4 and $\overline{SD1}$ and $\overline{2}$ are connected to the V_{IN} (excluding the BASE current of the external PNP transistor)

** Excluding S-8470AFS/BFS

*** Excluding S-8470BFS

**** Excluding S-8470AFS

***** Refer to the following current consumption calculation method (at the time of shutdown)(S-8470CFS).

At the time of shutdown (when $\overline{SD1}$ to $\overline{2} = "L"$ and $\overline{INH} = "L"$):

When the IC is not provided with a shutdown prohibition circuit:

$$I_{REGOF} \times 4 + I_{VDOF} \times 3 + I_{RESOF} + I_{WDTOF} + I_{REFOF}$$

During operation (when $\overline{SD1}$ to $\overline{2} = \overline{INH} = "H"$):

$$I_{REGON} \times 4 + I_{VDON} \times 3 + I_{RESON} + I_{WDTON} + I_{REFON}$$

2. Voltage regulator

Table 6

(Unless otherwise specified : Ta = 25°C)

Parameter	Symbol	Applicable terminals	Test conditions	Min.	Typ.	Max.	Unit	Test circuit
Output voltage	V _{OUT1}	V _{OUT1}	V _{IN} = 3.2 V, I _{OUT} = 60 mA	2.94	3.00	3.06	V	2
	V _{OUT2}	V _{OUT2}	V _{IN} = 3.2 V, I _{OUT} = 60 mA	2.94	3.00	3.06	V	
	V _{OUT3}	V _{OUT3}	V _{IN} = 3.4 V, I _{OUT} = 60 mA	3.136	3.200	3.264	V	
	V _{OUT4} *	V _{OUT4}	V _{IN} = 3.7 V, I _{OUT} = 15 mA	3.136	3.200	3.264	V	
Output voltage at the time of shutdown	V _{OSD1~4} ***	V _{OUT1} to 4	V _{IN} = 10 V, Load: 1 MΩ	—	—	0.1	V	
I/O voltage difference*	V _{diff}	V _{OUT4}	I _{OUT} = 15 mA	—	0.2	0.35	V	
Line regulation	ΔV _{OUTL1}	V _{OUT1}	V _{IN} = 3.2 to 4.8 V I _{OUT} = 60 mA	—	20	40	mV	
	ΔV _{OUTL2}	V _{OUT2}	V _{IN} = 3.2 to 4.8 V I _{OUT} = 60 mA	—	20	40	mV	
	ΔV _{OUTL3}	V _{OUT3}	V _{IN} = 3.4 to 4.8 V I _{OUT} = 60 mA	—	20	40	mV	
	ΔV _{OUTL4} *	V _{OUT4}	V _{IN} = 3.7 to 4.8 V I _{OUT} = 15 mA	—	20	40	mV	
Load regulation	ΔV _{OUTD1}	V _{OUT1}	V _{IN} = 3.2 V I _{OUT} = 1 to 60 mA	—	25	50	mV	
	ΔV _{OUTD2}	V _{OUT2}	V _{IN} = 3.2 V I _{OUT} = 1 to 60 mA	—	25	50	mV	
	ΔV _{OUTD3}	V _{OUT3}	V _{IN} = 3.4 V I _{OUT} = 1 to 60 mA	—	25	50	mV	
	ΔV _{OUTD4} *	V _{OUT4}	V _{IN} = 3.7 V I _{OUT} = 50 μA to 15 mA	—	25	50	mV	
Output voltage temp. coefficient	$\frac{\Delta V_{OUT}}{\Delta T_a}$	V _{OUT1} to V _{OUT4}	T _a = -40°C to +85°C	—	**	—	mV/°C	
Base sink current	I _{SINK 1-4} ***	BASE1 to BASE4	V _{IN} = 3.2 V, V _{DS} = 2 V Base current of transistor	1	—	—	mA	3

2SA1362 or one of whose V_{sat} is less than 0.1 V (I_{OUT} = 60 mA) is used as an external transistor.

* When using a built-in MOS FET.

The specification when using an external transistor is the same as V_{OUT3}.

** Equation parameter : $\pm 0.71 \times \frac{V_{OUT1} \text{ to } V_{OUT4} \text{ (typ.)}}{5.0}$

*** I_{SINK4} and I_{BLEAK4} are not specified when using a built-in MOS FET.

3. Voltage detector

Table 7

(Unless otherwise specified: Ta = 25°C)

Parameter	Symbol	Applicable terminals	Test conditions	Min.	Typ.	Max.	Unit	Test circuit	
Detection voltage	-V _{DET1}	V _{DOUT1}		3.234	3.300	3.366	V	4	
	-V _{DET2}	V _{DOUT2}		3.724	3.800	3.876	V		
	-V _{DET3}	V _{DOUT3}		3.626	3.700	3.774	V		
	-V _{RESET}	RESET		2.94	3.00	3.06	V		
Release voltage	+V _{DET1}	V _{DOUT1}		3.329	3.465	3.601	V		
	+V _{DET2}	V _{DOUT2}		3.847	3.990	4.133	V		
	+V _{DET3}	V _{DOUT3}		3.743	3.885	4.027	V		
	+V _{RESET}	RESET		2.981	3.100	3.219	V		
Detection vol. temp. coefficient	$\frac{\Delta -V_{DET}}{\Delta T_a}$	V _{DOUT1} to 3, RESET	T _a = -40°C to +85°C	—	*	—	mV/°C		
Sink current	I _{OL}		V _{DS} = 0.5 V, V _{IN} = 2.0 V	1.00	1.60	—	mA		
Leakage current	I _{LEAK}	V _{DOUT1} to 3, RESET	V _{DS} = 10 V, V _{IN} = 10 V	—	—	0.1	μA		5
Delay time**	t _d	RESET	C _D = 4.7 nF	31	45	59	ms		6

* Equation parameter: $\pm 0.5 \times \frac{-V_{DET1} \text{ to } -V_{DET3} \text{ (typ.) or } -V_{RESET} \text{ (typ.)}}{4.2}$

** Equation parameter for the delay time (ms): 9.6 × capacitor (nF) (Excluding the S-8470BFS)

CMOS POWER MANAGEMENT IC S-8470 Series

4. Watchdog timer (Excluding the S-8470BFS)

Table 8


(Unless otherwise specified: $T_a = 25^\circ\text{C}$)

Parameter	Symbol	Applicable terminals	Test conditions	Min.	Typ.	Max.	Unit	Test circuit
Timeout period*	t_{OUT}	$\overline{\text{RESET}}$	$C_W = 4.7 \text{ nF}$	31	45	59	ms	7
Input threshold voltage	V_{SL}	WDTCLR	$V_{\text{IN}} = 3.3 \text{ V, "L"}$	—	—	0.3	V	8
	V_{SH}		$V_{\text{IN}} = 3.3 \text{ V, "H"}$	1.5	—	—	V	
Input pulse width	t_W	WDTCLR	$V_{\text{IN}} = 3.3 \text{ V, "H"}$	50	—	1000	μs	


* Equation parameter for the timeout period (ms): $9.6 \times \text{capacitor (nF)}$

Test Circuits


1.




2.




3.




4.




5.




6.**



7.**



8.**




** Excluding the S-8470BFS

Figure 3


■ Operation Timing Chart

1. S-8470AFS




• The $\overline{\text{RESET}}$ detector is connected to V_{OUT4} , and its output is pulled up to V_{OUT4} .

2. S-8470BFS



• The $\overline{\text{RESET}}$ detector is connected to V_{OUT4} , and its output is pulled up to V_{OUT4} .

3. S-8470CFS



• The $\overline{\text{RESET}}$ detector is connected to V_{OUT4} , and its output is pulled up to V_{OUT4} .

* When $\overline{\text{INH}} = \text{"L"}$, $\overline{\text{RESET}}$ is set to "Hi-Z".

Figure 4

■ **Operation**

The S-8470 Series consists of four voltage regulators, three voltage detectors, a shutdown input circuit, a voltage detector with delay circuit for generating $\overline{\text{RESET}}$, and a watchdog timer. (The S-8470BFS is provided with neither a delay circuit for $\overline{\text{RESET}}$ nor a watchdog timer)

1. High-precision voltage regulators (REG1, REG2, REG3, and REG4)

The S-8470 Series contains four voltage regulators, each of whose output voltages can set independently by 0.1 V step between 2 V and 6 V. The accuracy of their output voltages is $\pm 2\%$.

REG1, REG2 and REG3: Can be used as voltage regulator with large output current, by connecting a PNP transistor externally

REG4: Can be selected by option from large output current type by a PNP transistor and built-in MOS FET type.

The S-8470AFS has a reference voltage circuit. It outputs 1.2 V of reference voltage to V_{REF1} , V_{REF2} terminal, which required 0.1 μF of capacitor. This voltage is supplied to all the voltage regulators and detectors. This standard voltage circuit halts its function when $\overline{\text{SD1}}$, $\overline{2}$ and $\overline{\text{INH}}$ are all turned "L." This enables the current consumption to be reduced to 0.2 μA (I_{REFOF}) (in the S-8470AFS, however, the standard voltage circuit is always operating). It becomes shutdown status ($I_{\text{REGOF}} = 0.1 \mu\text{A}$ max.) when $\overline{\text{SD1}}$ and $\overline{\text{SD2}}$ go low.

The voltage regulator (REG4) with an internal MOSFET turns OFF the M1 transistor; or the voltage regulator with an external PNP transistor cuts off the sink current of the BASE, and shortcircuits between the BASE and the EMITTER of the external transistor via the internal transistor. This enables the output voltage to be set to approximately 0 V.

$\overline{\text{PS}}$ changes the current consumption per voltage regulator: 9 μA max. when $\overline{\text{PS}}$ is high, and 2 μA max. when $\overline{\text{PS}}$ is low. This terminal is used for reducing current consumption, under voltage being kept to output to REG1 to REG4. Note that output load current (I_{OUT}) must be less than 10 mA during 2 μA max. mode.

[I/O voltage difference V_{diff}]

When using REG4 with built-in MOS FET, V_{initial} represents the V_{OUT} when $V_{\text{IN}} = 3.7 \text{ V}$ and $I_{\text{OUT}} = 15 \text{ mA}$. Inputting ($V_{\text{initial}} + V_{\text{diff}}$) to V_{IN} causes output of 95% of V_{initial} to V_{OUT} terminal.

NOTES: Because a short-circuit protection circuit and an thermal shutdown circuit are not mounted in REG1 to REG4, use REG1 to REG4 within the power dissipation of the package.

When using the built-in transistor at V_{OUT4} , set $\overline{\text{PS}}$ to "H."




Figure 5 Voltage regulator with built-in MOS FET




Figure 6 Voltage regulator with external PNP transistor

2. Voltage detectors (VD1, VD2, and VD3)

The S-8470 Series has three voltage detectors, each of whose detection terminal is selected by option as Table 8. The power is supplied from V_{IN} . The output forms are Nch opendrain. Using shutdown function by $\overline{SD1}$ to $\overline{SD2}$ realises a power save system. The output logic of voltage detectors during shutdown is selected from low and high impedance by option (see Table 9).

NOTE: Output is undefined when V_{IN} terminal voltage is less than 2 V.

Please use about 100 k Ω of pull up resistor.




Figure 7 Waveform of voltage detector

Table 9 Detection voltage of voltage detectors

Voltage detectors	Detected terminal	Detection voltage value	Output during shutdown
VD1 to VD3	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} and V_{OUT4}	Can be set by 0.1 V step between 2 V and 6 V	"L" or "Hi-Z" (selected by option)

3. Shutdown circuit (applied to $\overline{SD1}$ to $\overline{SD2}$, \overline{PS} and \overline{INH})

The shutdown circuit, constructed by MOS transistor gate input, is high impedance, therefore input bias current is nearly zero or about 100 pA at most. The S-8470AFS is in shutdown status while \overline{SD} is low.

No element exists between power supply (V_{IN}) of this circuit and $\overline{SD1}$, and input voltage up to 12 V (maximum rating) can be applied to $\overline{SD1}$, regardless of V_{IN} terminal input voltage.

Do not fail to connect $\overline{SD1}$ to $\overline{SD2}$, \overline{PS} and \overline{INH}^* to V_{IN} , while the shutdown circuit is not used.

* Excluding the S-8470BFS




Figure 8 Shutdown input circuit

NOTES: • High level is specified at 2.4 V or more, and low level at 0.3 V or less. Some variation may occur depending on the supply voltage.

- Negative voltage should not be applied because the V_{IN} terminal and GND terminal are connected by a protection diode.
- Do not float the input terminal or set voltages between levels low and high. This will increase the quiescent current.

4. Voltage detector for generating $\overline{\text{RESET}}$ with delay circuit

This is a voltage detector for generating $\overline{\text{RESET}}$ with built-in delay circuit, whose output form is Nch opendrain. The voltage detector (VD) for generating $\overline{\text{RESET}}$ runs all the while 2 V or more of voltage is applied to V_{IN} . The external capacitor (C_{D}) is charged at the constant current by a constant current source ($I_{\text{C}}=125 \text{ nA}$). Comparator output goes high when V_{C} is higher than the reference voltage (V_{REF}), and a signal is output. The time until V_{C} becomes V_{REF} is the delay time (or undetected momentary power fail time or time-out period) and can be calculated by the following equation. Calculate the capacitor value from the necessary delay time.

$$\text{Delay time (ms)} = \text{delay coefficient} \times C \text{ (nF)}$$

$$* 6.5 \leq \text{delay coefficient} \leq 12.6 \text{ (9.6 typ., } T_{\text{a}} = 25 \text{ }^\circ\text{C)}$$




Figure 9 Delay circuit

No delay occurs at a fall edge because the external capacitor discharges rapidly through transistor N1. Determine the capacitor value ($\leq 70 \text{ nF}$) from the necessary delay time. Open the terminal if the delay time is unnecessary. (In this case, a propagation delay of about $400 \mu\text{s}$ occurs, depending on the internal parasitic capacity.) If the C_{D} terminal is connected to the GND terminal, VD for generating $\overline{\text{RESET}}$ does not release and $\overline{\text{RESET}}$ holds low.

The VD for generating $\overline{\text{RESET}}$ outputs $\overline{\text{RESET}}$ signal under two status besides voltage drop. One status is when $\overline{\text{RESET}}$ goes compulsory low by turning $\overline{\text{RESIN}}$ to low. Another is when the watchdog timer is timed out. In latter case, $\overline{\text{RESIN}}$ returns to high after the delay time to be set after timeout period. $\overline{\text{RESIN}}$ has the same characteristics as that of the input terminal of the shutdown circuit.

S-8470AFS: Regardless of the input state of $\overline{\text{SD1}}$ and $\overline{2}$, it runs the VD for generating $\overline{\text{RESET}}$, as long as 2 V or more is applied to V_{IN} .

S-8470CFS: Turning $\overline{\text{INH}}$ to "L" forces the output of the $\overline{\text{RESET}}$ pin to go either "L" or "Hi-Z." (by option) However, it still functions as a voltage detector. If there is an interrupt forcing $\overline{\text{RESET}}$ to go "L" while $\overline{\text{INH}}$ is "L," when $\overline{\text{INH}}$ goes "H," $\overline{\text{RESET}}$ goes "L." Also, when turning $\overline{\text{SD1}}$ and $\overline{2}$ to "L," it quits its voltage detection function. This allows the current consumption to be reduced to $0.5 \mu\text{A}$ or less. The output at that time can be selected either "L" or "Hi-Z." (by option)

4.2 Voltage Detector Without A Delay Circuit (S-8470BFS)

Regardless of the input state of $\overline{\text{SD1}}$ and $\overline{2}$, VD for generating $\overline{\text{RESET}}$ is operating. This is because VD for generating $\overline{\text{RESET}}$ is provided with an independent the reference voltage circuit, as long as 2 V or more are applied to the V_{IN} . The voltage detector for generating $\overline{\text{RESET}}$ detects the drop in the voltage and also forces the $\overline{\text{RESET}}$ output to go low by setting the $\overline{\text{RESET}}$ pin to "L" (GND).

- NOTES:**
- The $\overline{\text{RESIN}}$ pin has the same characteristic as in the input circuit of the power-off input pin.
 - Keep open $\overline{\text{RESIN}}$ when not used, because it is internally pulled up $100 \text{ k}\Omega$ to V_{IN} . Do not apply voltage except for the GND level to the C_{D} terminal.
 - The output of the VD for generating $\overline{\text{RESET}}$ is undefined when less than 2 V of voltage is applied to V_{IN} . Please use about $100 \text{ k}\Omega$ of pull up resistor, because the output level is Nch open-drain.

Table 10 Detection voltage of VD for $\overline{\text{RESET}}$

Voltage detector	Detected terminal	Detection voltage value	Outputs when the $\overline{\text{INH}}$ pin is "L." *
$\overline{\text{RESET}}$	One of V_{IN} , V_{OUT1} , V_{OUT2} , V_{OUT3} and V_{OUT4}	Can be set by 0.1 step between 2 V and 6V	"L" or "Hi-Z" (by option)

* For only S-8470CFS

5. Watchdog timer (Excluding the S-8470BFS)

If the voltage of input terminal of VD for generating $\overline{\text{RESET}}$ exceeds release voltage ($+V_{\text{RESET}}$), $\overline{\text{RESET}}$ goes high. (A delay is enabled by mounting an external capacitor on the C_D terminal.) The timer is cleared if a positive pulse is input to the WDTCLR terminal within the timeout period (set by the value of the external capacitor mounted on the C_W terminal). However, if the positive pulse is not input, $\overline{\text{RESET}}$ goes low. If the voltage of input terminal is more than detection voltage ($-V_{\text{RESET}}$), $\overline{\text{RESET}}$ goes high again after the delay time by the external capacitor mounted on the C_D terminal. This procedure is shown in Figure 10. To clear the watchdog timer, apply a positive pulse with width of 50 to 1000 μs at height wave of 2.4 V or more to the WDTCLR terminal. (If a larger pulse is applied, a quiescent current of 1 mA continues to flow for the period beyond 1000 μs .) The WDTCLR terminal has the same characteristics as the input circuit of the shutdown terminal. When you want to shut down the watch dog timer, set the $\overline{\text{INH}}$ pin to "L" (GND). In the S-8470CFS, turning the $\overline{\text{INH}}$ pin "L" forces output of the $\overline{\text{RESET}}$ pin to go "L" or "Hi-Z" (by option).

NOTE: Do not open the C_W terminal or apply voltage of except for the GND level.

- If voltage is applied to the V_{IN} terminal, the WDTCLR terminal should not be floated, or a




Figure 10 Timing of the watchdog timer

■ Transient Response

1. Transient Response Characteristics at Power ON

Overshoot or undershoot occurs in the output voltage at the power ON. This section describes parameter dependency characteristics for both overshoot and undershoot. For reference, Figure 12 depicts the measuring circuit.




Figure 11




Figure 12


Table 11 Transient Response Parameter Dependency at Power ON

Parameter	Conditions	Method to decrease overshoot	Method to decrease undershoot
Output current I_{OUT}	External : 60 mA max Internal : 15 mA max	—	—
Load capacitance C_L		—	Increase
Power supply voltage V_{IN}	10 V max	—	—
Temperature T_a	-40 to +85°C	Low temperature	Low temperature


Reference Data When Powering On

1. I_{OUT} dependency


1.1 V_{OUT1}, V_{OUT2}




1.2 V_{OUT1}, V_{OUT2}




1.3 V_{OUT3}, V_{OUT4} (external transistor)



1.4 V_{OUT3}, V_{OUT4} (external transistor)




1.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

2. C_L dependency


2.1 V_{OUT1}, V_{OUT2}




2.2 V_{OUT1}, V_{OUT2}




2.3 V_{OUT3}, V_{OUT4} (external transistor)



2.4 V_{OUT3}, V_{OUT4} (external transistor)




2.5 V_{OUT4} (internal transistor)




———— Overshoot
 - - - - - Undershoot

3. V_{IN} dependency


3.1 V_{OUT1}, V_{OUT2}




3.2 V_{OUT1}, V_{OUT2}




3.3 V_{OUT3}, V_{OUT4} (external transistor)



3.4 V_{OUT3}, V_{OUT4} (external transistor)




3.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

4. Temperature dependency


4.1 V_{OUT1} , V_{OUT2}




4.2 V_{OUT1} , V_{OUT2}




4.3 V_{OUT3} , V_{OUT4} (external transistor)



4.4 V_{OUT3} , V_{OUT4} (external transistor)



4.5 V_{OUT4} (internal transistor)



— Overshoot
- - - Undershoot

2. Transient Response Characteristics When Input Voltage Varies

Overshoot or undershoot occurs in the output voltage when the input voltage varies. This section describes parameter dependency characteristics for both overshoot and undershoot. For reference, Figure 14 depicts the measuring circuit.




Figure 13




Figure 14 Measuring Circuit


Table 12 Transient Response Parameter Dependency When Input Voltage Varies

Parameter	Conditions	Method to decrease overshoot	Method to decrease undershoot
Output current I_{OUT}	External : 60 mA max Internal : 15 mA max	Decrease	Decrease
Load capacitance C_L		Increase	Increase
Input voltage variation ΔV_{IN}	4~10 V	Decrease	Decrease
Temperature T_a	-40 to 85 °C	—	High temperature


Reference Data When Input Voltage Varies

1. I_{OUT} dependency ($V_{IN} = 4\text{ V} \rightarrow 10\text{ V}$)


1.1 V_{OUT1}, V_{OUT2}




1.2 V_{OUT1}, V_{OUT2}




1.3 V_{OUT3}, V_{OUT4} (external transistor)



1.4 V_{OUT3}, V_{OUT4} (external transistor)




1.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

2. I_{OUT} dependency ($V_{IN} = 10 \text{ V} \rightarrow 4 \text{ V}$)


2.1 V_{OUT1}, V_{OUT2}




2.2 V_{OUT1}, V_{OUT2}




2.3 V_{OUT3}, V_{OUT4} (external transistor)



2.4 V_{OUT3}, V_{OUT4} (external transistor)




2.5 V_{OUT} (internal transistor)




———— Overshoot
 - - - - Undershoot

3. C_L dependency ($V_{IN} = 4\text{ V} \rightarrow 10\text{ V}$)


3.1 V_{OUT1}, V_{OUT2}




3.2 V_{OUT1}, V_{OUT2}




3.3 V_{OUT3}, V_{OUT4} (external transistor)



3.4 V_{OUT3}, V_{OUT4} (external transistor)




3.5 V_{OUT4} (internal transistor)




———— Overshoot
 - - - - Undershoot

4. C_L dependency ($V_{IN} = 10 \text{ V} \rightarrow 4 \text{ V}$)


4.1 V_{OUT1}, V_{OUT2}




4.2 V_{OUT1}, V_{OUT2}




4.3 V_{OUT3}, V_{OUT4} (external transistor)



4.4 V_{OUT3}, V_{OUT4} (external transistor)




4.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

5. ΔV_{IN} dependency (4 V \rightarrow V_{IN})


5.1 V_{OUT1}, V_{OUT2}




5.2 V_{OUT1}, V_{OUT2}




5.3 V_{OUT3}, V_{OUT4} (external transistor)



5.4 V_{OUT3}, V_{OUT4} (external transistor)




5.5 V_{OUT4} (internal transistor)




———— Overshoot
 - - - - - Undershoot

6. ΔV_{IN} dependency ($V_{IN} \rightarrow 4V$)


6.1 V_{OUT1}, V_{OUT2}




6.2 V_{OUT1}, V_{OUT2}




6.3 V_{OUT3}, V_{OUT4} (external transistor)



6.4 V_{OUT3}, V_{OUT4} (external transistor)




6.5 V_{OUT4} (internal transistor)




— Overshoot
 - - - Undershoot

7. Temperature dependency (4 V→10 V)


7.1 V_{OUT1}, V_{OUT2}




7.2 V_{OUT1}, V_{OUT2}




7.3 V_{OUT3}, V_{OUT4} (external transistor)



7.4 V_{OUT3}, V_{OUT4} (external transistor)




7.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

8. Temperature dependency (10 V→4 V)


8.1 V_{OUT1}, V_{OUT2}




8.2 V_{OUT1}, V_{OUT2}




8.3 V_{OUT3}, V_{OUT4} (external transistor)



8.4 V_{OUT3}, V_{OUT4} (external transistor)



8.5 V_{OUT4} (internal transistor)



———— Overshoot
 - - - - Undershoot

3. Transient Response Characteristics When Output Current Varies

Overshoot or undershoot occurs in the output voltage when the output current varies. This section describes parameter dependency characteristics for both overshoot and undershoot. For reference, Figure 16 depicts the measuring circuit.




Figure 15




Figure 16 Measuring Circuit


Table 13 Transient Response Parameter Dependency When Output Voltage Varies

Parameter	Conditions	Method to decrease overshoot	Method to decrease undershoot
Input voltage	V_{IN}	—	—
Load capacitance	C_L	Increase	Increase
Output current variation	External : 60 mA \leftrightarrow 1 mA Internal : 15 mA \leftrightarrow 50 μ A	Decrease	Decrease
Temperature	T_a	—	—


Reference Data When Output Current Varies

1. V_{IN} dependency (external transistor : 1 mA→60 mA)
(internal transistor : 50 μ A→15 mA)


1.1 V_{OUT1}, V_{OUT2}




1.2 V_{OUT1}, V_{OUT2}




1.3 V_{OUT3}, V_{OUT4} (external transistor)



1.4 V_{OUT3}, V_{OUT4} (external transistor)




1.5 V_{OUT4} (internal transistor)




————— Overshoot
- - - - - Undershoot

2. V_{IN} dependency (external transistor : 60 mA→1 mA)
(internal transistor : 15 mA→50 μ A)


2.1 V_{OUT1}, V_{OUT2}




2.2 V_{OUT1}, V_{OUT2}




2.3 V_{OUT3}, V_{OUT4} (external transistor)



2.4 V_{OUT3}, V_{OUT4} (external transistor)




2.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

3. C_L dependency (external transistor : 1 mA→60 mA)
 (internal transistor : 50 μ A→15 mA)


3.1 V_{OUT1}, V_{OUT2}




3.2 V_{OUT1}, V_{OUT2}




3.3 V_{OUT3}, V_{OUT4} (external transistor)



3.4 V_{OUT3}, V_{OUT4} (external transistor)




3.5 V_{OUT4} (internal transistor)




— Overshoot
 - - - Undershoot

4. C_L dependency (external transistor : 60 mA→1 mA)
(internal transistor : 15 mA→50 μ A)


4.1 V_{OUT1}, V_{OUT2}




4.2 V_{OUT1}, V_{OUT2}




4.3 V_{OUT3}, V_{OUT4} (external transistor)



4.4 V_{OUT3}, V_{OUT4} (external transistor)




4.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

5. ΔI_{OUT} dependency (external transistor : 1 mA \rightarrow I_{OUT})
(internal transistor : 50 μ A \rightarrow I_{OUT})


5.1 V_{OUT1}, V_{OUT2}




5.2 V_{OUT1}, V_{OUT2}




5.3 V_{OUT3}, V_{OUT4} (external transistor)



5.4 V_{OUT3}, V_{OUT4} (external transistor)




5.5 V_{OUT4} (internal transistor)




————— Overshoot
- - - - - Undershoot

6. ΔI_{OUT} dependency (external transistor : $I_{OUT} \rightarrow 1 \text{ mA}$
internal transistor : $I_{OUT} \rightarrow 50 \mu\text{A}$)


6.1 V_{OUT1}, V_{OUT2}




6.2 V_{OUT1}, V_{OUT2}




6.3 V_{OUT3}, V_{OUT4} (external transistor)



6.4 V_{OUT3}, V_{OUT4} (external transistor)




6.5 V_{OUT4} (internal transistor)




— Overshoot
- - - Undershoot

7. Temperature dependency (external transistor : 1 mA→60 mA)
 (internal transistor : 50 μA→15 mA)


7.1 V_{OUT1}, V_{OUT2}




7.2 V_{OUT1}, V_{OUT2}




7.3 V_{OUT3}, V_{OUT4} (external transistor)



7.4 V_{OUT3}, V_{OUT4} (external transistor)




7.5 V_{OUT4} (internal transistor)




— Overshoot
 - - - Undershoot

8. Temperature dependency (external transistor : 60 mA→1 mA)
(internal transistor : 15 mA→50 μA)


8.1 V_{OUT1}, V_{OUT2}




8.2 V_{OUT1}, V_{OUT2}




8.3 V_{OUT3}, V_{OUT4} (external transistor)



8.4 V_{OUT3}, V_{OUT4} (external transistor)



8.5 V_{OUT4} (internal transistor)




— Overshoot
 - - - Undershoot

■ Characteristics


1. Voltage regulator

1-1 Output voltage characteristics


1-1-1 $V_{OUT1}-V_{IN}$




1-1-2 V_{OUT1} -Temperature




1-1-3 $V_{OUT2}-V_{IN}$




1-1-4 V_{OUT2} -Temperature



1-1-5 $V_{OUT3}-V_{IN}$




1-1-6 V_{OUT3} -Temperature




— Overshoot
- - - Undershoot


1-1-7 $V_{OUT4}-V_{IN}$ (external transistor)




1-1-8 V_{OUT4} -Temperature (external transistor)



1-1-9 $V_{OUT4}-V_{IN}$ (external transistor)




1-1-10 V_{OUT4} -Temperature (external transistor)




1-2 Input/Output voltage difference characteristics (V_{OUT4} internal transistor)

1-2-1 V_{IN} dependency




1-2-2 V_{DIFF} -Temperature




$V_{INITIAL}$: V_{OUT} value when input voltage is 3.7 V

1-3 Input stability (ΔV_{OUT1} , V_{OUT2} , V_{OUTL}) - Temperature


1-3-1 V_{OUT1} , V_{OUT2}



1-3-2 V_{OUT3} , V_{OUT4} (external transistor)




1-3-3 V_{OUT4} (internal transistor)




1-4 Load stability (ΔV_{OUTD}) - Temperature


1-4-1 V_{OUT1} , V_{OUT2}





1-4-2 V_{OUT3} , V_{OUT4} (external transistor)



1-4-3 V_{OUT4} (internal transistor)







1-5 Base sink current (I_{SINK}) characteristics




2 Voltage detector

2-1 Detection Release voltage - Temperature




2-2 Sink current (I_{OL}) characteristics

2-2-1 I_{OL} - V_{DOUT}




2-2-2 I_{OL} - Temperature




2-3 Dynamic response


2-3-1 td_1, td_2 - C_L




2-3-2 td_1, td_2 - Temperature



2-3-3 \overline{RESET} with delay - C_L




2-3-4 \overline{RESET} with delay - Temperature




3 Watchdog Timer

3-1 Time out (t_{OUT}) characteristics

3-1-1 t_{OUT} - C_L




3-1-2 t_{OUT} - Temperature




4 Overall characteristics

4-1 V_{SH} , V_{SL} - Temperature




4-2 Current consumption (I_{DDOF}) characteristics

4-2-1 I_{DDOF} - V_{IN} *




4-2-2 I_{DDOF} - Temperature




* Without a shutdown prohibition. When the shut-down is not prohibited


4-3 Current consumption (I_{DD1}) characteristics




4-3-2 $I_{DD1} - \text{Temperature}$



4-4 Current consumption (I_{DD2}) characteristics



4-4-2 $I_{DD2} - \text{Temperature}$



■ Application Circuit (S-8470CFS, REG4 external Tr)




Figure 17

■ Notes

- When using the internal transistor at V_{OUT4} , always turn the \overline{PS} "H." If you leave the \overline{PS} "L," the transient response characteristics may deteriorate.
- The S-8470 series is not provided with a short-circuit protection circuit. In the event that short-circuit occurs during the IC mounting operation, the resulting overcurrent may damage components on the IC.
- DO NOT APPLY the ripple voltage to the V_{IN} under the following conditions:




Figure 18

- Always attach a 10 μ F or more capacitor to the V_{OUT} (V_{OUT} 1 through 4).
- Attach an about 0.1 μ F capacitor to V_{REF1} and V_{REF2} .
- When the V_{IN} voltage fluctuates over 1.5 V, set the through-rate for the V_{IN} fluctuation to under 3 V/ms.
- When the S-8470 series detects the output voltage of the voltage regulator, overshoot or undershoot occurs in the voltage regulator depending upon operating conditions. Referring to the "Transient Response Characteristics," use the S-8470 series at the proper detection voltage and load capacitance.
- A rise in the output voltage may occur in such an application that the output current of the external Tr. voltage regulator is less than 1 mA (when using the voltage regulator with an internal power Tr., it is 50 μ A).
- When the external Tr. is connected to the voltage regulator, the base current increases if $V_{IN} < V_{OUT1}$ through 4.
- When you design a new product for actual massproduction using the application circuits described herein, consider the tolerance, temperature and other characteristics of the parts you employ. Seiko Instruments Inc. shall not bear the responsibility for any patent infringement with regard to and/or arising from the circuits described herein.

CMOS POWER MANAGEMENT IC S-8470 Series

■ Dimensions

24-pin SSOP





Figure 19

■ Marking



- 1 through 5: Model name
- 6: A = S8470AFS, B = S-8470BFS, C = S-8470CFS
- 8 through 10: Mask option number
- 11: Assembly code
- 12: Year of assembly (last digit)
- 13: Month of assembly
Jan. = 1, Feb. = 2, Mar. = 3
Apr. = 4, May = 5, Jun. = 6
Jul. = 7, Aug. = 8, Sept. = 9
Oct. = X, Nov. = Y, Dec. = Z
- 14 through 17: Lot number

Figure 20

■ Taping

1. Tape specifications

Types T1 and T2 are available depending upon the direction of the IC on the tape.




Figure 21

2. Reel specifications

1 reel holds 2000 ICs.




Figure 22