

MC34181,2,4
MC35181,2,4
MC33181,2,4

LOW POWER
JFET INPUT
OPERATIONAL AMPLIFIERS
SILICON MONOLITHIC
INTEGRATED CIRCUITS

LOW POWER, HIGH SLEW RATE, WIDE BANDWIDTH,
JFET INPUT OPERATIONAL AMPLIFIERS



Quality bipolar fabrication with innovative design concepts are employed for the MC33181/2/4, MC34181/2/4, MC35181/2/4 series of monolithic operational amplifiers. This JFET input series of operational amplifiers operate at 210 μA per amplifier and offer 4.0 MHz of gain bandwidth product and 10 V/ μs slew rate. Precision matching and an innovative trim technique of the single and dual versions provide low input offset voltages. With a JFET input stage, this series exhibits high input resistance, low input offset voltage and high gain. The all NPN output stage, characterized by no deadband crossover distortion and large output voltage swing, provides high capacitance drive capability, excellent phase and gain margins, low open-loop high frequency output impedance and symmetrical source/sink ac frequency response.

The MC33181/2/4, MC34181/2/4, MC35181/2/4 series of devices are specified over the commercial, industrial/vehicular or military temperature ranges. The complete series of single, dual and quad operational amplifiers are available in the plastic and ceramic DIP as well as the SOIC surface mount packages.

- Low Supply Current: 210 μA (Per Amplifier)
- Wide Supply Operating Range: $\pm 1.5\text{ V}$ to $\pm 18\text{ V}$
- Wide Bandwidth: 4.0 MHz
- High Slew Rate: 10 V/ μs
- Low Input Offset Voltage: 2.0 mV
- Large Output Voltage Swing: -14 V to $+14\text{ V}$ (with $\pm 15\text{ V}$ Supplies)
- Large Capacitance Drive Capability: 0 to 500 pF
- Low Total Harmonic Distortion: 0.04%
- Excellent Phase Margin: 67°
- Excellent Gain Margin: 6.7 dB
- Output Short Circuit Protection

ORDERING INFORMATION

Op Amp Function	Device	Test Temperature Range	Package
Single	MC34181P MC34181D	0 to +70°C	Plastic DIP SO-8
	MC33181P MC33181D	-40 to +85°C	Plastic DIP SO-8
	MC35181U	-55 to +125°C	Ceramic DIP
Dual	MC34182P MC34182D	0 to +70°C	Plastic DIP SO-8
	MC33182P MC33182D	-40 to +85°C	Plastic DIP SO-8
	MC35182U	-55 to +125°C	Ceramic DIP
Quad	MC34184P MC34184D	0 to +70°C	Plastic DIP SO-14
	MC33184P MC33184D	-40 to +85°C	Plastic DIP SO-14
	MC35184L	-55 to +125°C	Ceramic DIP



MC34181,2,4, MC35181,2,4, MC33181,2,4

2



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage (from V_{CC} to V_{EE})	V_S	+36	Volts
Input Differential Voltage Range	V_{IDR}	Note 1	Volts
Input Voltage Range	V_{IR}	Note 1	Volts
Output Short-Circuit Duration (Note 2)	t_S	Indefinite	Seconds
Operating Junction Temperature	T_J	+160 +150	°C
Storage Temperature Range	T_{stg}	-65 to +160 -60 to +150	°C

NOTES:

1. Either or both input voltages must not exceed the magnitude of V_{CC} or V_{EE} .
2. Power dissipation must be considered to ensure maximum junction temperature (T_J) is not exceeded (see Figure 1).

EQUIVALENT CIRCUIT SCHEMATIC (EACH AMPLIFIER)



MC34181,2,4, MC35181,2,4, MC33181,2,4

2

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15\text{ V}$, $V_{EE} = -15\text{ V}$, $T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input Offset Voltage ($R_S = 50\ \Omega$, $V_O = 0\ \text{V}$)	V_{IO}	—	—	—	mV
Single					
$T_A = +25^\circ\text{C}$					
$T_A = 0^\circ\text{C to } +70^\circ\text{C (MC34181)}$					
$T_A = -40^\circ\text{C to } +85^\circ\text{C (MC33181)}$					
$T_A = -55^\circ\text{C to } +125^\circ\text{C (MC35181)}$					
Dual					
$T_A = +25^\circ\text{C}$					
$T_A = 0^\circ\text{C to } +70^\circ\text{C (MC34182)}$					
$T_A = -40^\circ\text{C to } +85^\circ\text{C (MC33182)}$					
$T_A = -55^\circ\text{C to } +125^\circ\text{C (MC35182)}$					
Quad					
$T_A = +25^\circ\text{C}$					
$T_A = 0^\circ\text{C to } +70^\circ\text{C (MC34184)}$					
$T_A = -40^\circ\text{C to } +85^\circ\text{C (MC33184)}$					
$T_A = -55^\circ\text{C to } +125^\circ\text{C (MC35184)}$					
Average Temperature Coefficient of V_{IO} ($R_S = 50\ \Omega$, $V_O = 0\ \text{V}$)	$\Delta V_{IO}/\Delta T$	—	10	—	$\mu\text{V}/^\circ\text{C}$
Input Offset Current ($V_{CM} = 0\ \text{V}$, $V_O = 0\ \text{V}$)	I_{IO}	—	—	—	nA
$T_A = +25^\circ\text{C}$					
$T_A = 0^\circ\text{C to } +70^\circ\text{C}$					
$T_A = -40^\circ\text{C to } +85^\circ\text{C}$					
$T_A = -55^\circ\text{C to } +125^\circ\text{C}$					
Input Bias Current ($V_{CM} = 0\ \text{V}$, $V_O = 0\ \text{V}$)	I_{IB}	—	—	—	nA
$T_A = +25^\circ\text{C}$					
$T_A = 0^\circ\text{C to } +70^\circ\text{C}$					
$T_A = -40^\circ\text{C to } +85^\circ\text{C}$					
$T_A = -55^\circ\text{C to } +125^\circ\text{C}$					
Input Common Mode Voltage Range	V_{ICR}	$(V_{EE} + 4.0\ \text{V})$ to $(V_{CC} - 2.0\ \text{V})$		V	
Large Signal Voltage Gain ($R_L = 10\ \text{k}\Omega$, $V_O = \pm 10\ \text{V}$)	A_{VOL}	25	60	—	V/mV
$T_A = +25^\circ\text{C}$		15	—	—	
Output Voltage Swing ($V_{ID} = 1.0\ \text{V}$, $R_L = 10\ \text{k}\Omega$)	V_{O+} V_{O-}	+13.5	+14	—	V
$T_A = +25^\circ\text{C}$		—	-14	-13.5	
Common Mode Rejection ($R_S = 50\ \Omega$, $V_{CM} = V_{ICR}$, $V_O = 0\ \text{V}$)	CMR	70	86	—	dB
Power Supply Rejection ($R_S = 50\ \Omega$, $V_{CM} = 0\ \text{V}$, $V_O = 0\ \text{V}$)	PSR	70	84	—	dB
Output Short Circuit Current ($V_{ID} = 1.0\ \text{V}$, Output to Ground)	I_{SC}	3.0	8.0	—	mA
Source					
Sink	8.0	11	—		
Power Supply Current (No Load, $V_O = 0\ \text{V}$)	I_D	—	—	—	μA
Single					
$T_A = +25^\circ\text{C}$					
$T_A = T_{low}$ to T_{high}					
Dual					
$T_A = +25^\circ\text{C}$					
$T_A = T_{low}$ to T_{high}					
Quad					
$T_A = +25^\circ\text{C}$					
$T_A = T_{low}$ to T_{high}					

MC34181,2,4, MC35181,2,4, MC33181,2,4

2

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = +15\text{ V}$, $V_{EE} = -15\text{ V}$, $T_A = +25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Slew Rate ($V_{in} = -10\text{ V to } +10\text{ V}$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$) $A_V = +1.0$ $A_V = -1.0$	SR	7.0	10	—	$\text{V}/\mu\text{s}$
Settling Time ($A_V = -1.0$, $R_L = 10\text{ k}\Omega$, $V_O = 0\text{ V to } +10\text{ V Step}$) To Within 0.10% To Within 0.01%	t_s	—	1.1	—	μs
Gain Bandwidth Product ($f = 100\text{ kHz}$)	GBW	3.0	4.0	—	MHz
Power Bandwidth ($A_V = +1.0$, $R_L = 10\text{ k}\Omega$, $V_O = 20\text{ V}_{p-p}$, THD = 5%)	BW_p	—	200	—	kHz
Phase Margin ($-10\text{ V} < V_O < +10\text{ V}$) $R_L = 10\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	ϕ_m	—	67	—	Degrees
Gain Margin ($-10\text{ V} < V_O < +10\text{ V}$) $R_L = 10\text{ k}\Omega$ $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$	A_m	—	6.7	—	dB
Equivalent Input Noise Voltage $R_S = 100\ \Omega$, $f = 1.0\text{ kHz}$	e_n	—	38	—	$\text{nV}/\sqrt{\text{Hz}}$
Equivalent Input Noise Current $f = 1.0\text{ kHz}$	i_n	—	0.01	—	$\text{pA}/\sqrt{\text{Hz}}$
Differential Input Capacitance	C_i	—	3.0	—	pF
Differential Input Resistance	R_i	—	10^{12}	—	Ω
Total Harmonic Distortion $A_V = 10$, $R_L = 10\text{ k}\Omega$, $2\text{ V}_{p-p} < V_O < 20\text{ V}_{p-p}$, $f = 10\text{ kHz}$	THD	—	0.04	—	%
Channel Separation ($R_L = 10\text{ k}\Omega$, $-10\text{ V} < V_O < +10\text{ V}$, $0\text{ Hz} < f < 10\text{ kHz}$)	—	—	120	—	dB
Open-Loop Output Impedance ($f = 1.0\text{ MHz}$)	$ Z_o $	—	200	—	Ω

FIGURE 1 — MAXIMUM POWER DISSIPATION versus TEMPERATURE FOR PACKAGE VARIATIONS




FIGURE 2 — INPUT COMMON-MODE VOLTAGE RANGE versus TEMPERATURE




FIGURE 3 — INPUT BIAS CURRENT versus TEMPERATURE




FIGURE 4 — INPUT BIAS CURRENT versus INPUT COMMON-MODE VOLTAGE




FIGURE 5 — OUTPUT VOLTAGE SWING versus SUPPLY VOLTAGE




FIGURE 6 — OUTPUT SATURATION VOLTAGE versus LOAD CURRENT




FIGURE 7 — OUTPUT SATURATION VOLTAGE versus LOAD RESISTANCE TO GROUND





FIGURE 8 — OUTPUT SATURATION VOLTAGE versus LOAD RESISTANCE TO V_CC



MC34181,2,4, MC35181,2,4, MC33181,2,4

2

FIGURE 9 — OUTPUT SHORT CIRCUIT CURRENT versus TEMPERATURE




FIGURE 10 — OUTPUT IMPEDANCE versus FREQUENCY




FIGURE 11 — OUTPUT VOLTAGE SWING versus FREQUENCY




FIGURE 12 — OUTPUT DISTORTION versus FREQUENCY




FIGURE 13 — OPEN-LOOP VOLTAGE GAIN versus TEMPERATURE





FIGURE 14 — OPEN-LOOP VOLTAGE GAIN AND PHASE versus FREQUENCY



MC34181,2,4, MC35181,2,4, MC33181,2,4

FIGURE 15 — NORMALIZED GAIN BANDWIDTH PRODUCT versus TEMPERATURE




FIGURE 16 — OUTPUT VOLTAGE OVERSHOOT versus LOAD CAPACITANCE




FIGURE 17 — PHASE MARGIN versus LOAD CAPACITANCE




FIGURE 18 — GAIN MARGIN versus LOAD CAPACITANCE




FIGURE 19 — PHASE MARGIN versus TEMPERATURE





FIGURE 20 — GAIN MARGIN versus TEMPERATURE



MC34181,2,4, MC35181,2,4, MC33181,2,4

FIGURE 27 — CHANNEL SEPARATION versus FREQUENCY




FIGURE 28 — TRANSIENT RESPONSE





FIGURE 29 — SMALL SIGNAL TRANSIENT RESPONSE



2