

**Battery Power Control IC**

**GENERAL DESCRIPTION**

The ML4873 is a complete solution for DC to DC conversion and power management in multi-cell battery powered portable computers and instruments. Several advanced techniques are incorporated in the IC for the highest possible system efficiency and lowest battery drain.

The 5.0V and 3.3V main regulators in the ML4873 each control synchronous rectified buck regulators and drive N-channel MOSFETs. This allows high conversion efficiencies (90% or greater). The drive for the upper N-channel MOSFETs in the system is provided via a separate input from a charge pump.

A special "burst mode" for efficient low current operation is provided on one of the regulators for suspend mode.


A low drop-out 12V linear regulator for programming EEPROMs or PCMCIA is provided on chip with a separate input, provided by either a winding on the main inductor or from the battery pack.

A  $\mu$ Power 5V linear regulator is provided for the power monitoring logic. The IC can be turned off with only the 5V regulator operating.

**FEATURES**


- Two synchronously rectified, 100kHz buck regulators for 5V and 3.3V outputs
- Regulation to  $\pm 3\%$  maximum: provides 2% PCMCIA switch matrix margin.
- N-channel MOSFET drive for lowest cost
- Burst mode for efficient operation at light load
- $\mu$ Power 5V standby linear regulator for power management logic
- 12V low drop out linear regulator with high output (to 300mA) capability
- Automatic charger disconnect switch comparator and N-channel driver
- Wide input voltage range (5.5V to 30V)
- 28-Lead SOIC or SSOP packages

**BLOCK DIAGRAM**



■ 6093418 0006280 852 ■

## PIN CONFIGURATION



## PIN DESCRIPTION

PIN#	NAME	FUNCTION	PIN#	NAME	FUNCTION
1	12V OUT	12V Low Drop-Out regulator output	14	12V BIAS	Bias supply for 12V Regulator
2	R <sub>T</sub>	Timing Resistor which sets oscillator frequency	15	V <sub>GT</sub>	N-Channel high side gate drive
3	V <sub>ADAPTER</sub>	Input to sense whether adapter is active. VG5 goes high when this pin is above V <sub>REF</sub> .	16	ENABLE B	A logic 1 enables buck regulator B
4	BURST	A logic 1 sets Buck Regulator A into burst mode (see table 1)	17	SOFT START	Soft Start Capacitor
5	12V BASE	Connection to increase 12V regulator output current with external NPN pass transistor	18	ISENSE A	Current Sensing for buck regulator A current limit
6	FDBK B	Voltage Feedback for buck regulator B	19	V <sub>IN</sub>	Input from Battery or AC Adapter
7	COMP B	Buck Regulator B frequency compensation terminal	20	OUT1A	3.3V Buck Regulator Switch Output
8	OUT2B	5V Buck Regulator Switch Output	21	PWR GND	Power Ground
9	OUT1B	5V Buck Regulator Synchronous Rectifier Output	22	GND	Logic and signal Ground
10	LIN OUT	Output of the $\mu$ Power 5V regulator. Normally used to power external management circuits and logic	23	OUT2A	3.3V Buck Regulator Synchronous Rectifier Output
11	ISENSE B	Current Sensing for buck regulator B Current limit	24	V12 IN	Power Input for the 12V regulator
12	ON/OFF 12	A logic 1 turns on the 12V regulator	25	COMP A	Buck Regulator A frequency compensation terminal
13	VG5	Output to drive N-Channel MOSFET gate to switch battery out when adapter is present	26	FDBK A	Voltage Feedback for buck regulator A
			27	ON/OFF	A low on this pin disables all IC functions except the linear 5V regulator and the 2.5V reference, and puts the IC onto a low current consumption mode
			28	V <sub>REF</sub>	Buffered 2.5V reference output

■ 6093418 0006281 799 ■

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Voltage on any pin .....	36V
Output Current Source or Sink (Pins 8, 9, 20, 23) .....	
Pulsed .....	300mA
VG5 Source Current .....	20mA
VG5 Sink Current .....	200mA
12V Linear Regulator Output Current .....	200mA
5V Linear Regulator Output Current .....	50mA
Inputs (Pins 3, 4, 12, 16, 27) .....	-0.3 to 5.5V
I <sub>SENSE</sub> Inputs (Pins 11, 18) .....	V <sub>IN</sub>
Junction Temperature .....	150°C

Storage Temperature Range .....	-65°C to 150°C
Lead Temperature (Soldering 10 Sec.) .....	260°C
Thermal Resistance ( $\theta_{JA}$ ) Plastic SOIC .....	70°C/W
Thermal Resistance ( $\theta_{JA}$ ) Plastic SSOP .....	80°C/W

## OPERATING CONDITIONS

Temperature Range	
Commercial .....	0°C to 70°C
V <sub>IN</sub> Voltage Range .....	5.4V to 30V
V <sub>GT</sub> Voltage Range .....	V <sub>IN</sub> -0.5 to 35V

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified, T<sub>A</sub> = Operating Temperature Range, V<sub>IN</sub> = 12V, V<sub>I2 IN</sub> = 14V, V<sub>GT</sub> = 22V, R<sub>T</sub> = 200k $\Omega$  (Note 1)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Oscillator</b>					
Initial Accuracy		95	100	105	kHz
Dead Time	50K $\leq$ R <sub>T</sub> $\leq$ 300K	600	800	1000	ns
Maximum Duty Cycle		90		97	%
Voltage Stability	6V $\leq$ V <sub>IN</sub> $\leq$ 20V		2		%
<b>Error Amplifiers</b>					
Input Offset Voltage			2	10	mV
Input Bias Current			10	200	nA
Output High Voltage	I <sub>OUT</sub> = -2mA	2.7	2.95		V
Output Low Voltage	I <sub>OUT</sub> = 20 $\mu$ A			0.5	V
Source Current	V <sub>OUT</sub> = 2.5V	-5	-7		mA
Sink Current	V <sub>OUT</sub> = 2.5V		500		$\mu$ A
Gain Bandwidth Product			675		kHz
<b>High Side (Out 1) Outputs (Pins 9, 20)</b>					
Output High Voltage	I <sub>OUT</sub> = -20mA	19	21.3		V
Output Low Voltage	I <sub>OUT</sub> = 20mA		0.2	0.5	V
<b>Low Side (Out 2) Outputs (Pins 8, 23)</b>					
Output High Voltage	I <sub>OUT</sub> = -20mA	10			V
Output Low Voltage	I <sub>OUT</sub> = 20mA		0.2	0.5	V
<b>Soft Start and Current Limit (Pins 11, 17, 18)</b>					
Voltage Threshold	From V <sub>IN</sub>	-250	-200	-150	mV
Bias Current	V <sub>ISENSE</sub> = V <sub>IN</sub> - 200mV		27	75	$\mu$ A
Soft Start I <sub>CHARGE</sub>		-6	-13	-20	$\mu$ A
Soft Start I <sub>DISCHARGE</sub>		3	6.2		mA

■ 6093418 0006282 625 ■

# ML4873

## ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Burst Regulator</b>					
Start Threshold			$V_{REF} - 25$		mV
Stop Threshold			$V_{REF} + 25$		mV
<b>Reference</b>					
Output Voltage	$T_A = 25^\circ\text{C}$ , $I_{PIN28} = -100\mu\text{A}$	2.45	2.5	2.55	V
Line Regulation	$5.4\text{V} < V_{IN} < 20\text{V}$ , $I_{PIN28} \leq -\text{mA}$		0.3	1.2	mV/V
<b>12V Linear Regulator</b>					
Output Voltage	$I_O = 60\text{mA}$	11.5	12	12.5	V
Line Regulation	$14\text{V} < V_{I2 IN} < 24\text{V}$		0.01		%/V
Drop Out Voltage (V12 IN – 12V OUT)	$I_O = 60\text{mA}$		0.4		V
Load Regulation	$10\mu\text{A} < I_O < 60\text{mA}$		0.8	2.5	%
<b>5V Linear Regulator</b>					
Output Voltage	$I_{OUT} = 100\mu\text{A}$	4.8	5.0	5.2	V
Input Voltage	$V_{OUT} \geq 4.85\text{V}$ , $I_O = 1\text{mA}$	5.5			V
Line Regulation	$5.4\text{V} < V_{IN} < 20\text{V}$ , $I_O = 1\text{mA}$		0.75	1.5	%
Load Regulation	$10\mu\text{A} < I_O < 10\text{mA}$		0.25	0.5	
<b>VADAPTER Comparator</b>					
Input Bias Current				100	nA
Input Offset Voltage		-30		+30	mV
VG5 Source Current	$V_{VG5} = 12\text{V}$	-5	-10		mA
VG5 Sink Current	$V_{VG5} = 12\text{V}$	85			mA
<b>Logic Inputs (Pins 4, 12, 16, 27)</b>					
Logic Low ( $V_{IL}$ )	$I_{IN} \geq -5\mu\text{A}$			1.1	V
Logic High ( $V_{IH}$ )	$I_{IN} \geq 5\mu\text{A}$	2.5			V
<b>Supply Current</b>					
$I_{VIN} + I_{VGT}$	Sleep Mode, $T_A = 25^\circ\text{C}$		190	250	$\mu$
$I_{VIN} + I_{VGT}$	Bust Mode, $T_A = 25^\circ\text{C}$		250		$\mu$
$I_{VIN}$	Run Mode, $T_A = 25^\circ\text{C}$		7	10	mA
$I_{VGT}$	Run Mode, $T_A = 25^\circ\text{C}$		2	4	mA

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case test conditions.

6093418 0006283 561

## FUNCTIONAL DESCRIPTION

### POWER DOWN MODES

The ML4873 operates in either a powered down mode or a run mode according to the state of the ON/OFF pin (Table 1). When the ON/OFF pin is high, the IC is in the run mode and all IC sections are functioning. When the ON/OFF pin is low, the IC is in the standby mode and only the  $\mu$ Power 5V linear regulator and 2.5V reference are on. All gate drive outputs are low. The 5V linear regulator then provides the power to run the system's power management logic. When the BURST pin is high, and the output is above the lower threshold of the burst comparator, the IC is also in standby mode, but with the burst comparator logic also running.

### BUCK REGULATORS

The two buck regulators (Figure 3) are synchronously rectifying voltage mode PWM regulators capable of being used over a wide variety of loads and input voltages. The use of synchronous rectification improves system efficiency by reducing the fixed drop associated with the "freewheeling" diode in conventional regulators. These regulators also drive all N-Channel power MOSFETs, significantly improving system efficiency at a low cost. In order to drive the MOSFET gates adequately, a  $V_{GT}$  supply must be provided which is higher than the battery voltage by an amount sufficient to provide full enhancement voltage to the MOSFETs. This can be generated as shown in figure 2.

**TABLE 1. ML4873 POWER DOWN MODES**

Mode	On/Off	Enable B	Burst	Function	Total Supply Current
Sleep	0	X	X	5V Linear Reg Only	130 $\mu$ A
Suspend	1	X	1	Buck Reg A in Burst Mode 5V Linear Reg on	250 $\mu$ A*
Partial Run	1	0	0	Reg. B Disabled, All Other Functions Running	8mA
Run	1	1	0	All Functions Enabled	10mA

\*Note This figure represents the total quiescent current for the Bust and 5V regulator. Actual current consumed will vary in proportion to load current.




Figure 1. 5V Linear Regulator Output at low  $V_{IN}$




Figure 2. Generating  $V_{GT}$  Bias Voltage

6093418 0006284 4T8




Figure 3. Buck Regulator Block Diagram

Regulator A includes a pin which puts Regulator A into "Burst mode". When in "Burst mode" the regulator comes on when the burst comparator is below its lower threshold and goes off again when the output capacitor has charged to the burst comparator's upper threshold. Burst mode is useful for running the regulator at light modes, such as memory keep-alive or "suspend" mode.

The short circuit limit is set by external resistor  $R_S$ .

$$I_{SHORT\ CKT} \approx \frac{0.2}{R_S} \quad (2)$$

$C_{SS}$  is discharged when the regulator is off or when the voltage across  $R_S$  exceeds 200mV. F2 ensures that  $C_{SS}$  is fully discharged. This circuit provides reliable output short circuit protection with very little power wasted in the sensing element. The error amplifier's output voltage is limited to the voltage on the SOFT START pin. When  $C_{SS}$  is discharged, the regulator's duty cycle is 0.




Figure 4. Burst Mode Comparator and Logic

When burst mode is enabled the  $C_{SS}$  discharge circuit (Figure 3) is disabled.  $C_{SS}$  is floating until CS1 is enabled when a burst occurs. When probing the  $C_{SS}$  pin in burst mode, use a high impedance probe to prevent discharge of the  $C_{SS}$  pin from disturbing the circuit operation.

Selection of the external MOSFETs, output inductor and capacitor determine the output capabilities of the regulator. Output voltage is set by  $RF1$  and  $RF2$  where.

$$V_{OUT} = \frac{2.5 \times (RF1 + RF2)}{RF2} \quad (1)$$




Figure 5. Oscillator Frequency vs.  $R_T$

6093418 0006285 334




Figure 6. OUT1 Rise and Fall Time vs. Load C<sub>LOAD</sub>




Figure 7. OUT2 Rise and Fall Time vs. Load C<sub>LOAD</sub>

**ADAPTER SWITCH**

This function is provided by a comparator whose output (VG5) is pulled to V<sub>GT</sub> when V<sub>ADAPTER</sub> goes above 2.5V. By connecting an N-Channel MOSFET gate to VG5, the system can run from the battery without the loss associated with a diode. When the AC adapter is plugged in, the voltage on pin 3 goes high, VG5 swings low, and the system runs from the AC adapter. This circuit functions in all modes of IC operation except SLEEP, when the VG5 output goes low.

**12V LINEAR REGULATOR**

The 12V regulator includes a shut-off pin. To operate the regulator as a low drop-out regulator, a separate 12VBIAS pin is provided. If this pin is 1.5V higher than V<sub>12 IN</sub>, the output transistor can be driven to saturation. Input for this regulator may come from either V<sub>IN</sub> (for high voltage battery packs) or from a coupled inductor winding as shown in Figure 8. If the low drop-out feature is not necessary, V<sub>12 BIAS</sub> can be tied to V<sub>12 IN</sub>.




Figure 8. Coupled Inductor to generated V<sub>12 IN</sub>

**APPLICATIONS**

**BUCK REGULATOR INDUCTOR**

Inductors are specified with three main parameters; inductance (L), maximum current (I<sub>OUT(MAX)</sub>), and DC resistance (R<sub>L</sub>).

Inductance for a given set of requirements can be calculated using the following:

$$L = \frac{(V_{IN} - V_{OUT}) \times \left(\frac{D}{F}\right)}{(2) \times (I_{OUT(MIN)})} \tag{3}$$

In this equation, D is the duty cycle, and F is the switching frequency.

Selecting the inductor value using this formula ensures that the inductor stays in the continuous current mode, and never goes discontinuous at light loads (I<sub>OUT(MIN)</sub>). This is important, as high current spikes occur and losses go up when operating in the discontinuous mode.

A good rule of thumb for choosing inductor core size is to make sure that the maximum output current of the regulator doesn't exceed 80% of the maximum current rating of the inductor. Otherwise, core saturation may occur. This is especially important for ferrites, which have a harder saturation characteristic than powdered iron cores.

In order to distribute conduction losses evenly among all components, the DC resistance should be selected to be 1/4 of the sum of the R<sub>DS(ON)</sub>s of the power MOSFETs.

6093418 0006286 270

# ML4873

---

Core losses, which contribute significantly to overall efficiency losses, should be minimized by using an inductor designed for minimum losses at the chosen operating frequency. This is a function of the core material, and is lowest in "Kool Mu" and molyperm cores. Of course, efficiency and cost are often inversely related when it comes to magnetic materials.

## FREQUENCY SELECTION

Frequency is set by the resistor  $R_T$ , which establishes the charge current for the internal capacitor. Since the discharge current is a constant, the dead time of the oscillator is constant, the maximum duty cycle increases as the oscillator frequency decreases. For low input voltage applications, a lower switching frequency may be required to maintain regulation at minimum input voltage.

Losses are heavily comprised of AC losses from the switching characteristic of the power MOSFETs and inductor core losses. Hence, reducing the switching frequency may result in higher efficiencies. As inductor conduction losses will increase at lower frequencies (size goes up, hence there are more copper losses), there will be a point at which this effect cancels the beneficial effect on the AC losses and further reductions no longer increase efficiencies. Also, reductions in operating frequency will result in larger magnetics, and a larger overall supply.

## COMPENSATION

Proper compensation is the most critical part of designing a working supply. The compensation network must ensure stability over the full range of input voltage and load conditions, as well as maximize the available bandwidth for good transient response.

If an appreciable ESR exists such that  $ResrC > LC/5$ , then we can get away with adding one additional zero to the error amplifier's feedback network, and make use of the other zero created by the combination of the ESR and the output capacitance. We must also add an additional resistance in parallel with the zero we have added, this will give us increased bandwidth and lower the DC gain. Its size is determined by the gain necessary to bring the system to 0dB at the desired crossover point. As a rule of thumb, this point should be no more than 1/5 the switching frequency.

In cases where the ESR of the output capacitors is minimal, we no longer have a zero for free.

Now, we must use a zero on the input of the error amplifier in addition to the zero in the feedback network. The parallel feedback resistor is also still required; the gain is now the parallel combination of the feedback zero resistor and this resistor.

The internal error amplifier has an open loop gain of 90 dB, and a single pole at 31Hz. These must be taken into account in order to adequately compensate the supply.

---

■ 6093418 0006287 107 ■



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. 12V Regulator Load Regulation




Figure 10. Supply Current (V<sub>IN</sub>) vs. V<sub>IN</sub> Voltage




Figure 11. Supply Current (V<sub>GT</sub>) vs V<sub>GT</sub> Voltage





Figure 12. SLEEP Mode Current (V<sub>IN</sub>) vs. V<sub>IN</sub> Voltage

6093418 0006288 043


# ML4873

## PHYSICAL DIMENSIONS inches (millimeters)

Package: S28  
28-Pin SOIC




Package: R28  
28-Pin SSOP



6093418 0006289 T&T


## ORDERING INFORMATION

PART NUMBER	TEMPERATURE RANGE	PACKAGE
ML4873CS	0°C to 70°C	28-PIN SOIC (S28W)
ML4873CR	0°C to 70°C	28-PIN SSOP (R28)

© Micro Linear 1997  **Micro Linear** is a registered trademark of Micro Linear Corporation  
Products described herein may be covered by one or more of the following patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; ,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,594,376. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive  
San Jose, CA 95131  
Tel: 408/433-5200  
Fax: 408/432-0295



1/7/97 Printed in U.S.A.