TOSHIBA, ELECTRONIC D2 D 909724	47 0016986 l
	02E 16986 D
9097247 TOSHIBA. ELECTRONIC	ТА7270Р ТА7271Р <i>Т-74-05-01</i>
5.8W DUAL AUDIO POWER AMPLIFIER. 19W BTL AUDIO POWER AMPLIFIER. The TA7270P/TA7271P are dual audio power amplifier for consumer applications. It is designed for high power, low distortion and low noise. It also contains various kind of protectors. It is suitable for car-audio power amplifier with high performance.	Unit in mm 7.6 ± 0.3 $R_{1.8}$ $R_{4.0}$ $R_{4.0}$ $R_{1.8}$ $R_{1.8}$ $R_{1.8}$ $R_{1.8}$ $R_{1.8}$ $R_{1.8}$ $R_{1.8}$ $R_{1.5}$
 Two Kinds of Pin Configulation are Available: Normal (TA7270P) and Reverse (TA7271P) for Easier Layout Design of PC-board when Used in BTL-Stereo Application. Operating Supply Voltage Range: 	DETAIL There is 0.2mm differe- nce between the center of the circle R4.0 to mold state and center of the screw hole is the same as the left screw hole. JEDEC TOSHIBA S12EP-P
$V_{\rm CC}$ (opr)=9 $\sim 18V$	Weight : 4.04g (TYP.)
 High Power VCC=13.2V, f=1kHz, RL=4Ω BTL 19W (Typ.) THD=10% HIL 15W (Typ.) THD=1% 	
DUAL 5.8W (Typ.) THD=10% • Low Distortion V_{CC} =13.2V, f=1kHz, R_{L} =4 Ω	
BTL 0.03% (Typ.) POUT=4W, Gv=40dB DUAL 0.06% (Typ.) POUT=1W, Gv=52dB	
• Low Noise $V_{CC}=13.2V$, $R_{L}=4\Omega$	
BTL 0.14mVrms (Typ.) G _V =40dB, R _g =0, DIN NOI	SE: DIN 45405
DUAL 0.7 mVrms (Typ.) $GV=52dB$, $Rg=10k\Omega$, $BW=2$	
• Protector: Thermal Shut Down, Over Voltage Protecti	on.
BTL-OCL DC Short Protection.	
	•
	AUDIO LINEAR IC=
-143-	

المراجع والمراجع

TOSHIBA, ELECTRONIC D2 D 9097247 DOL6987 3

9097247 TOSHIBA. ELECTRONIC

02E 16987

727NP

T-74-05-01

D

MAXIMUM RATINGS (Ta=25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Peak Supply Voltage (0.2 sec)	V _{CC} surge	45	v
DC Supply Voltage	VCC DC	25 .	v
Operating Supply Voltage	VCC opr	18	v
Output Current (peak)	I0(peak)	4.5	A
Power Dissipation	PD.	25	W
Operating Temperature	Topr	-30 ~ 75	°c
Storage Temperature	Tstg	-55~150	°c


ELECTRICAL CHARACTERISTICS


(Unless otherwise specified, $V_{CC}=13.2V$, $R_L=4\Omega$, $R_g=600\Omega$, f=1kHz, $Ta=25^{\circ}C$)


	CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Qui	escent Current	ICCQ	2	V _{IN} =0	-	80	145	mA
	Output Power	POUT(1)	1	THD=10%	16	19	-	W
MODE		POUT(2)	1	THD=1%	12	15	-	W
	Total Harmonic Distortion	THD(1)	1	POUT=4W, GV=40dB	-	0.03	0.25	%
ION	Output Offset Voltage	VOFF	1	V _{IN} =0	-	0	0.35	v
ECT	Voltage Gain	GV(1)	1	V _{OUT} =0dBm	-	40	-	dB
BIL CONNECTION	Output Noise Voltage	V _{NO(1)}	1	Rg=0 DIN45405 Noise Filter	-	0.14	-	mVrms
BJ	Ripple Rejection Ratio	R.R(1)	1	f _{ripple} =100Hz V _{ripple} =0dBm	-	-52	-40	dB
	Output Power	POUT(3)	2	THD=10%	5	5.8	-	W
	Total Harmonic Distortion	THD(2)	2	POUT=1W	-	0.06	0.30	%
	Voltage Gain	GV(2)	2	VOUT=0dBm	50	52	54	dB
	Voltage Gain Ratio	∕GV	2	Vour=OdBm	-1	0	1	dB
L MODE	Output Noise Voltage	V _{NO(2)}	2	$R_g=10k\Omega$ BW=20Hz ~ 20kHz	-	0.7	1.5	mV _{rms}
DUAL	Ripple Rejection Ratio	R.R(2)	2	fripple=100Hz Vripple=0dBm	-	-52	-40	dB
	Cross Talk	C.T	2	V _{OUT} =0dBm		-57	-	dB
	Input Resistance	RIN	2	f=1kHz	-	33	-	kΩ


TOSHIBA

-144---









909724	7 TOSHIBA. ELE			02E 16992	D
<u>n bar lati baba</u> k	<u>ing dan kalang sa ng ing ing ing ing ing ing ing ing ing </u>			TA7270	Ρ
				TA7271F	
	·····				h
4. I	RECAUTION AT PRINT BO	ARD DESTON			
	Print Pattern board		signed in cons	ideration of stabili	the for
(1)	parastic oscillation		signed in cons.		
	The following parts-	layout is re	commended.		
				close to the output	
	2nd. Capacitor C C ₁₀ .	C7 or C8 is s	paced close to	the output pin next	to C6 and
		9 is spaced	close to it nem	kt to C7 and C8.	
			close to it ne	-	- .
(2)	Input line (pin 6)	and PW-GND 1	ine (pin 🕖) sl	hould not be spaced	in parallel.
	In the paralled layo				
	input line by electr				total
	harmonic distortion,				
(3)	Independent to terminat	ing of capac	itors deterior	ates "pop" noise or	THD.
		d Cr should	he terminated	to PromCND (pin ())	
	Capacitors C2, C4 an			_	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin 🕖	
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin).
	Capacitors C2, C4 an Capacitors C7, C <u>11</u> ,	and C14 shou	ld be terminate	ed to PW-GND (pin	

1

•

