

T-39-05



## N-Channel Enhancement-Mode Vertical DMOS Power FETs

### **Ordering Information**

8773295 SUPERTEX INC

BV <sub>pss</sub> /	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package						
BV <sub>DGS</sub>			TO-39	TO-92	TO-220	Quad P-DIP	Quad C-DIP		
40V	2Ω	3.0A	VN0204N2		VN0204N5	VN0240N6	VN0204N7		
	2Ω	3.0A	VN0206N2	VN0206N3	VN0206N5	VN0206N6	VN0206N7		
60V			VN0210N2	VN0210N3	VN0210N5		_		
100V	$2\Omega$	3.0A	V140210142	V140210140	7110210110	<u></u>			

### **Features**

- ☐ Freedom from secondary breakdown
- □ Low power drive requirement
- □ Ease of paralleling
- □ Low C<sub>tss</sub> and fast switching speeds
- □ Excellent thermal stability
- □ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-Channel devices

## **Applications**

- ☐ Motor control
- □ Converters
- ☐ Amplifiers
- SwitchesPower supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

## **Absolute Maximum Ratings**

Drain-to-Source Voltage	BV <sub>DSS</sub>		
Drain-to-Gate Voltage	BV <sub>DGS</sub>		
Gate-to-Source Voltage	± 20V		
Operating and Storage Temperature	-55°C to +150°C		
Soldering Temperature*	300°C		

<sup>\*</sup>Distance of 1.6 mm from case for 10 seconds.


## **Advanced DMOS Technology**

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### **Package Options**

(Notes 1 and 2)



## **Thermal Characteristics**

Thermal Characteristics					7-39-05 VN02			
Package	I <sub>D</sub> (continuous)*	I <sub>D</sub> (pulsed)*	Power Dissipation @ T <sub>C</sub> = 25°C	θ <sub>jo.(</sub> °C/W	θ <sub>js</sub> °C/W	I <sub>DR</sub>	I <sub>DRM</sub> *	
TO-39.	1.5A	· 4A	4W	25	125	2A	4A	
TO-92	0.8A	4A	1W	125	170	0.8A	4A	
TO-220	3.0A	4A	28W	4.8	70	3A	4A	
Plastic Dip	Defends A	.10 .15 #				1		
Ceramic Dip	Refer to Arrays a	na Special Functio	ns section.					

 $<sup>^{*}</sup>I_{D}$  (continuous) is limited by max rated  $T_{I}$ .


## Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

Parameter		Min	Тур	Max	Unit	Conditions	
Drain to Source	VN0204	40					
	VN0206	60			[ v ]	V <sub>GS</sub> = 0, I <sub>D</sub> = 2.5mA	
	VN0210	100				GS . D	
Gate Threshold Voltage	8.0	-	2.4	v	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 2.5mA		
Change in V <sub>GS(th)</sub> with Temperature			-3.8	-4.5	mV/°C	$V_{GS} = V_{DS}, I_{D} = 2.5 \text{mA}$	
Gate Body Leakage				100	nA	$V_{GS} = \pm 20V, V_{DS} = 0$	
Zero Gate Voltage Drain Current				25	μА	V <sub>GS</sub> = 0, V <sub>DS</sub> = Max Rating	
				1	mA	V <sub>GS</sub> = 0, V <sub>DS</sub> = 0.8 Max Rating	
					T <sub>A</sub> = 125°C		
ON-State Drain Current		1.2	1.6			$V_{GS} = 5V, V_{DS} = 25V$	
		3.0	4.0		A	$V_{GS} = 10V, V_{DS} = 25V$	
Static Drain-to-Source ON-State Resistance			1.6	2.5		V <sub>GS</sub> = 5V, I <sub>D</sub> = 1A	
			1.5	2	Ω	$V_{GS} = 10V$ , $I_D = 2A$	
Change in R <sub>DS(ON)</sub> with Temperature			0.5	0.75	%/°C	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2A	
Forward Transconductance		0.4	0.65		σ	$V_{DS} = 25V, I_{D} = 2A$	
Input Capacitance			85	150		V <sub>GS</sub> = 0, V <sub>DS</sub> = 25V	
Common Source Output Capacitance			50	85	pF		
<del>                                     </del>			12	35	· ]	f = 1 MHz	
Turn-ON Delay Time				10			
Rise Time				10	]	$V_{DD} = 25V$	
Turn-OFF Delay Time				25	ns	I <sub>D</sub> = 0.5A	
Fall Time				13		$R_S = 50\Omega$	
Diode Forward Voltage Drop			1.2		$\overline{}$	V <sub>GS</sub> = 0, I <sub>SD</sub> = 1.5A	
Reverse Recovery Time			330		ns	$V_{GS} = 0, I_{SD} = 1A$	
	Drain-to-Source Breakdown Voltage  Gate Threshold Voltage  Change in V <sub>GS(th)</sub> with Tempera Gate Body Leakage  Zero Gate Voltage Drain Current  ON-State Drain Current  Static Drain-to-Source ON-State Resistance  Change in R <sub>DS(ON)</sub> with Tempera Forward Transconductance Input Capacitance Common Source Output Capac Reverse Transfer Capacitance Turn-ON Delay Time Rise Time Turn-OFF Delay Time Fall Time Diode Forward Voltage Drop	Drain-to-Source Breakdown Voltage  Gate Threshold Voltage Change in V <sub>GS(th)</sub> with Temperature Gate Body Leakage  Zero Gate Voltage Drain Current  ON-State Drain Current  Static Drain-to-Source ON-State Resistance  Change in R <sub>DS(ON)</sub> with Temperature Forward Transconductance Input Capacitance Common Source Output Capacitance Reverse Transfer Capacitance Turn-ON Delay Time Rise Time Turn-OFF Delay Time Fall Time Diode Forward Voltage Drop	Drain-to-Source   President   President	Drain-to-Source Breakdown Voltage         VN0204 VN0206         40 Feb.           Gate Threshold Voltage Change in V <sub>GS(th)</sub> with Temperature         0.8           Change in V <sub>GS(th)</sub> with Temperature         -3.8           Gate Body Leakage         -3.8           Zero Gate Voltage Drain Current         1.2         1.6           ON-State Drain Current         1.2         1.6           Static Drain-to-Source ON-State Resistance         1.6         1.5           Change in R <sub>DS(ON)</sub> with Temperature         0.5         1.5           Forward Transconductance         0.4         0.65           Input Capacitance         85         Common Source Output Capacitance         50           Reverse Transfer Capacitance         12         Turn-ON Delay Time           Rise Time         Turn-OFF Delay Time         Fall Time           Diode Forward Voltage Drop         1.2	Drain-to-Source Breakdown Voltage         VN0204 VN0206         40 60 Feed of the solid voltage         VN0210         100           Gate Threshold Voltage Change in V <sub>GS(th)</sub> with Temperature         0.8         2.4           Change in V <sub>GS(th)</sub> with Temperature         -3.8         -4.5           Gate Body Leakage         100           Zero Gate Voltage Drain Current         1.2         1.6           ON-State Drain Current         1.2         1.6           Static Drain-to-Source ON-State Resistance         1.6         2.5           Change in R <sub>DS(ON)</sub> with Temperature         0.5         0.75           Forward Transconductance         0.4         0.65           Input Capacitance         85         150           Common Source Output Capacitance         50         85           Reverse Transfer Capacitance         12         35           Turn-ON Delay Time         10         10           Rise Time         10         10           Turn-OFF Delay Time         25         13           Fall Time         1.2         1.8	Drain-to-Source Breakdown Voltage	

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
Note 2: All A.C. parameters sample tested.


# **Switching Waveforms and Test Circuit**








## **Typical Performance Curves**


T-39-05
















8-27

/N02A







01

