

# SPI Power Controller

## SPOC - BTS6460SF

For Advanced Front Light Control

### Data Sheet

Rev. 1.0, 2010-04-12

Automotive Power

## Table of Contents

<b>1</b>	<b>Overview</b> .....	4
<b>2</b>	<b>Block Diagram</b> .....	6
2.1	Terms .....	7
<b>3</b>	<b>Pin Configuration</b> .....	8
3.1	Pin Assignment SPOC - BTS6460SF .....	8
3.2	Pin Definitions and Functions .....	9
<b>4</b>	<b>Electrical Characteristics</b> .....	10
4.1	Absolute Maximum Ratings .....	10
4.2	Thermal Resistance .....	12
<b>5</b>	<b>Power Supply</b> .....	13
5.1	Power Supply Modes .....	13
5.2	Reset .....	14
5.3	Electrical Characteristics .....	15
5.4	Command Description .....	16
<b>6</b>	<b>Power Stages</b> .....	17
6.1	Output ON-State Resistance .....	17
6.2	Input Circuit .....	17
6.3	Power Stage Output .....	19
6.4	Inverse Current Behavior .....	20
6.5	Electrical Characteristics .....	21
6.6	Command Description .....	25
<b>7</b>	<b>Automatic PWM Generator</b> .....	26
7.1	PWM Setup .....	26
7.2	PWM Clock .....	26
7.3	PWM Duty Cycle .....	27
7.4	Channel Phase Shift .....	27
7.5	Daisy Chain Operation with PWM Generator .....	28
7.6	Electrical Characteristics .....	30
7.7	Command Description .....	31
<b>8</b>	<b>Protection Functions</b> .....	34
8.1	Over Current Protection .....	34
8.2	Over Current Protection at high $V_{DS}$ .....	36
8.3	Over Current Protection for Short Circuit Type 2 Protection .....	36
8.4	Over Temperature Protection .....	37
8.5	Reverse Polarity Protection .....	39
8.6	Over Voltage Protection .....	39
8.7	Loss of Ground .....	40
8.8	Loss of $V_{BB}$ .....	40
8.9	Electrical Characteristics .....	41
8.10	Command Description .....	43
<b>9</b>	<b>Diagnosis</b> .....	44
9.1	Diagnosis Word at SPI .....	45
9.2	Load Current Sense Diagnosis .....	45
9.3	Sense Synchronization during Automatic PWM Generation .....	48
9.4	Sense Measurement without Synchronization Signal .....	49
9.5	Automatic Current Sense Multiplexer Switching .....	49

---

**Table of Contents**

9.6	Switch Bypass Diagnosis .....	50
9.7	Open Load in OFF-State .....	51
9.8	Electrical Characteristics .....	52
9.9	Command Description .....	55
<b>10</b>	<b>Serial Peripheral Interface (SPI) .....</b>	<b>58</b>
10.1	SPI Signal Description .....	58
10.2	Daisy Chain Capability .....	59
10.3	Timing Diagrams .....	60
10.4	Electrical Characteristics .....	61
10.5	SPI Protocol 16Bit .....	63
10.6	Register Overview .....	65
<b>11</b>	<b>Application Description .....</b>	<b>69</b>
<b>12</b>	<b>Package Outlines SPOC - BTS6460SF .....</b>	<b>70</b>
<b>13</b>	<b>Revision History .....</b>	<b>71</b>



## 1 Overview

### Features

- 16 bit serial peripheral interface for control and diagnosis
- Integrated PWM generator
- 3.3 V and 5 V compatible logic pins
- Very low stand-by current
- Enhanced electromagnetic compatibility (EMC) for bulbs as well as LEDs with increased slew rate
- Stable behavior at under voltage
- Device ground independent from load ground
- Green Product (RoHS-Compliant)
- AEC Qualified



PG-DSO-36-43

### Description

The SPOC - BTS6460SF is a four channel high-side smart power switch in PG-DSO-36-43 package providing embedded protective functions. It is especially designed to control standard exterior lighting in automotive applications. In order to use the same hardware, the device can be configured to bulb or LED mode for channel 2 and channel 3. As a result, both load types are optimized in terms of switching and diagnosis behavior.

It is specially designed to drive exterior lamps up to 65W, 27W and 10W and HIDL.

### Product Summary

Operating Voltage Power Switch	$V_{BB}$	4.5 ... 28 V
Logic Supply Voltage	$V_{DD}$	3.0 ... 5.5 V
Supply Voltage for Load Dump Protection	$V_{BB(LD)}$	40 V
Maximum Stand-By Current at 25 °C	$I_{BB(STB)}$	4.5 $\mu$ A
Typical On-State Resistance at $T_j = 25$ °C	$R_{DS(ON,typ)}$	channel 0, 1
		channel 2, 3
Maximum On-State Resistance at $T_j = 150$ °C	$R_{DS(ON,max)}$	channel 0, 1
		channel 2, 3
SPI Access Frequency	$f_{SCLK(max)}$	5 MHz

Type	Package	Marking
SPOC - BTS6460SF	PG-DSO-36-43	BTS6460SF

Configuration and status diagnosis are done via SPI. The SPI is daisy chain capable. The device provides a current sense signal per channel that is multiplexed to the diagnosis pin IS. It can be enabled and disabled via SPI commands. An over load and over temperature flag is provided in the SPI diagnosis word. A multiplexed switch bypass monitor provides short-circuit to  $V_{BB}$  diagnosis. In OFF state a current source can be switched to the output of one selected channel in order to detect an open load.

Additionally, there is an integrated PWM generator implemented, which allows autonomous PWM operation with programmable phase shifts, duty cycles and PWM frequencies. The status diagnosis and the current sense signal is available for each channel.

The SPOC - BTS6460SF provides a fail-safe feature via limp home input pin.

The power transistors are built by N-channel vertical power MOSFETs with charge pumps.

### Protective Functions

- Reverse battery protection with external components
- Reversave™ - Reverse battery protection by self turn on of all channels
- Short circuit protection
- Over load protection
- Thermal shutdown with latch and dynamic temperature sensor
- Over current tripping
- Over voltage protection
- Loss of ground protection
- Electrostatic discharge protection (ESD)

### Diagnostic Functions

- Multiplexed proportional load current sense signal (IS)
- Enable function for current sense signal configurable via SPI
- High accuracy of current sense signal at wide load current range
- Current sense ratio ( $k_{ILIS}$ ) configurable for LEDs or bulbs for channel 2 and 3
- Very fast diagnosis in LED mode
- Feedback on over temperature and over load via SPI
- Multiplexed switch bypass monitor provides short circuit to  $V_{BB}$  detection
- Integrated, in two steps programmable current source for open load in OFF-state detection

### Application Specific Functions

- Fail-safe activation via LHI pin

### Applications

- High-side power switch for 12 V grounded loads in automotive applications
- Especially designed for standard exterior lighting like high beam, low beam, indicator, parking light and equivalent LEDs
- Load type configuration via SPI (bulbs or LEDs) for optimized load control
- Replaces electromechanical relays, fuses and discrete circuits

## 2 Block Diagram




Figure 1 Block Diagram SPOC - BTS6460SF

## 2.1 Terms

Figure 2 shows all terms used in this data sheet.




Figure 2 Terms

In all tables of electrical characteristics is valid: Channel related symbols without channel number are valid for each channel separately (e.g.  $V_{DS}$  specification is valid for  $V_{DS0} \dots V_{DS3}$ ).

All SPI register bits are marked as follows: ADDR.PARAMETER (e.g. HWCR.CL). In SPI register description, the values in bold letters (e.g. **0**) are default values.

### 3 Pin Configuration

#### 3.1 Pin Assignment SPOC - BTS6460SF




Figure 3 Pin Configuration PG-DSO-36-43



### 3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
<b>Power Supply Pins</b>			
1, 2, 9, 28, 35, 36 <sup>1)</sup>	VBB	–	Positive power supply for high-side power switch
19	VDD	–	Logic supply (5 V)
15, 22	GND	–	Ground connection
<b>Parallel Input Pins (integrated pull-down, leave unused pins unconnected)</b>			
16	IN1	I	Input signal of channel 1 (high active)
17	IN2	I	Input signal of channel 2 (high active)
18	IN3	I	Input signal of channel 3 (high active)
<b>Power Output Pins</b>			
3, 4, 5, 6 <sup>2)</sup>	OUT0	O	Protected high-side power output of channel 0
31, 32, 33, 34 <sup>2)</sup>	OUT1	O	Protected high-side power output of channel 1
29, 30 <sup>2)</sup>	OUT2	O	Protected high-side power output of channel 2
7, 8 <sup>2)</sup>	OUT3	O	Protected high-side power output of channel 3
<b>SPI, PWM &amp; Diagnosis Pins</b>			
14	CS	I	Chip select of SPI interface (low active); Integrated pull up
13	SCLK	I	Serial clock of SPI interface
12	SI	I	Serial input of SPI interface (high active)
11	SO	O	Serial output of SPI interface
27	PCLK	I	PWM clock reference signal
21	IS	O	Current sense output signal
20	ISSY	O	Current sense synchronization signal
<b>Limp Home Pin (integrated pull-down, pull-down resistor recommended)</b>			
10	LHI	I	Limp home activation signal (high active)
<b>Not connected Pins</b>			
23, 24	n.c.	–	not connected, internally not bonded
25, 26	TEST	–	Test pins, internally bonded and pulled down, do not connect

1) All VBB pins have to be connected.

2) All outputs pins of each channel have to be connected.

## 4 Electrical Characteristics

### 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings <sup>1)</sup>

$T_j = -40$  to  $+150$  °C; all voltages with respect to ground  
(unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			min.	max.		
<b>Supply Voltage</b>						
4.1.1	Power supply voltage	$V_{BB}$	-0.3	28	V	–
4.1.2	Logic supply voltage	$V_{DD}$	-0.3	5.5	V	–
4.1.3	Reverse polarity voltage according <b>Figure 30</b>	$-V_{bat(rev)}$	–	16	V	$T_{jStart} = 25$ °C $t \leq 2$ min. <sup>2)</sup>
4.1.4	Supply voltage for short circuit protection (single pulse)	$V_{BB(SC)}$			V	$R_{ECU} = 20$ m $\Omega$ $I = 0$ or $5$ m <sup>3)</sup>
	channel 0, 1		0	24		$R_{Cable} = 6$ m $\Omega$ /m $L_{Cable} = 1$ $\mu$ H/m
	channel 2, 3		0	24		$R_{Cable} = 16$ m $\Omega$ /m $L_{Cable} = 1$ $\mu$ H/m
4.1.5	Supply voltage for load dump protection with connected loads	$V_{BB(LD)}$	–	40	V	$R_l = 2$ $\Omega$ <sup>4)</sup> $t = 400$ ms
4.1.6	Current through ground pin	$I_{GND}$	–	25	mA	$t \leq 2$ min.
4.1.7	Current through VDD pin	$I_{DD}$	-25	12	mA	$t \leq 2$ min.
<b>Power Stages</b>						
4.1.8	Load current	$I_L$	$-I_{L(LIM)}$	$I_{L(LIM)}$	A	<sup>5)</sup>
4.1.9	Maximum energy dissipation single pulse	$E_{AS}$			mJ	<sup>6)</sup>
	channel 0, 1		–	180		$T_{j(0)} = 150$ °C $I_{L(0)} = 5$ A
	channel 2, 3		–	45		$I_{L(0)} = 2$ A
<b>Diagnosis Pin</b>						
4.1.10	Current through sense pin IS	$I_{IS}$	-8	8	mA	$t \leq 2$ min.
<b>Input Pins</b>						
4.1.11	Voltage at input pins	$V_{IN}$	-0.3	5.5	V	–
4.1.12	Current through input pins	$I_{IN}$	-0.75 -2.0	0.75 2.0	mA	– $t \leq 2$ min.
<b>SPI Pins</b>						
4.1.13	Voltage at chip select pin	$V_{CS}$	-0.3	$V_{DD} + 0.3$	V	–
4.1.14	Current through chip select pin	$I_{CS}$	-2.0	2.0	mA	$t \leq 2$ min.
4.1.15	Voltage at serial input pin	$V_{SI}$	-0.3	$V_{DD} + 0.3$	V	–
4.1.16	Current through serial input pin	$I_{SI}$	-2.0	2.0	mA	$t \leq 2$ min.
4.1.17	Voltage at serial clock pin	$V_{SCLK}$	-0.3	$V_{DD} + 0.3$	V	–
4.1.18	Current through serial clock pin	$I_{SCLK}$	-2.0	2.0	mA	$t \leq 2$ min.
4.1.19	Voltage at serial out pin	$V_{SO}$	-0.3	$V_{DD} + 0.3$	V	–

**Absolute Maximum Ratings (cont'd)<sup>1)</sup>**

$T_j = -40$  to  $+150$  °C; all voltages with respect to ground  
(unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			min.	max.		
4.1.20	Current through serial output pin SO	$I_{SO}$	-2.0	2.0	mA	$t \leq 2$ min.

**PWM Clock and Sense Synchronization Pin**

4.1.21	Voltage at PWM clock input pin	$V_{PCLK}$	-0.3	$V_{DD} + 0.3$	V	–
4.1.22	Current through PWM clock input pin	$I_{PCLK}$	-0.75 -2.0	0.75 2.0	mA	– $t \leq 2$ min.
4.1.23	Voltage at sense synchronization pin	$V_{ISSY}$	-0.3	$V_{DD} + 0.3$	V	–
4.1.24	Current through sense synchronization pin	$I_{ISSY}$	-2.0	2.0	mA	$t \leq 2$ min.

**Limp Home Pin**

4.1.25	Voltage at limp home input pin	$V_{LHI}$	-0.3	5.5	V	–
4.1.26	Current through limp home input pin	$I_{LHI}$	-0.75 -2.0	0.75 2.0	mA	– $t \leq 2$ min.

**Temperatures**

4.1.27	Junction temperature	$T_j$	-40	150	°C	–
4.1.28	Dynamic temperature increase while switching	$\Delta T_j$	–	60	K	–
4.1.29	Storage temperature	$T_{stg}$	-55	150	°C	–

**ESD Susceptibility**

4.1.30	ESD susceptibility HBM	$V_{ESD}$			kV	HBM <sup>7)</sup>
	OUT pins vs. VBB		-4	4		
	other pins incl. OUT vs. GND		-2	2		–

- 1) Not subject to production test, specified by design.
- 2) Device is mounted on an FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip+package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.
- 3) In accordance to AEC Q100-012 and AEC Q101-006.
- 4)  $R_l$  is the internal resistance of the load dump pulse generator.
- 5) Over current protection is a protection feature. Operation in over current protection is considered as “outside” normal operating range. Protection features are not designed for continuous repetitive operation.
- 6) Pulse shape represents inductive switch off:  $I_{D(t)} = I_D(0) \times (1 - t / t_{pulse})$ ;  $0 < t < t_{pulse}$
- 7) ESD resistivity, HBM according to EIA/JESD 22-A 114B (1.5 k $\Omega$ , 100 pF)

*Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

*Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.*

## 4.2 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to [www.jedec.org](http://www.jedec.org).

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
4.2.1	Junction to Soldering Point <sup>1)</sup>	$R_{thJSP}$	–	–	20	K/W	measured to pin 1, 2, 9, 28, 35, 36
4.2.2	Junction to Ambient <sup>1)</sup>	$R_{thJA}$	–	35	–	K/W	<sup>2)</sup>

1) Not subject to production test, specified by design.

2) Specified  $R_{thJA}$  values is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu$ m Cu, 2 x 35  $\mu$ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.

## 5 Power Supply

The SPOC - BTS6460SF is supplied by two supply voltages  $V_{BB}$  and  $V_{DD}$ . The  $V_{BB}$  supply line is used by the power switches. The  $V_{DD}$  supply line is used by the SPI related circuitry and for driving the SO line. A capacitor between pins VDD and GND is recommended as shown in [Figure 30](#).

There is a power-on reset function implemented for the  $V_{DD}$  logic power supply. After start-up of the logic power supply, all SPI registers are reset to their default values. The SPI interface including daisy chain function is active as soon as  $V_{DD}$  is provided in the specified range independent of  $V_{BB}$ . First SPI data are the output register values with TER = 1.

Specified parameters are valid for the supply voltage range according  $V_{BB(nor)}$  or otherwise specified. For the extended supply voltage range according  $V_{BB(ext)}$  device functionality (switching, diagnosis and protection functions) are still given, parameter deviations are possible.

### 5.1 Power Supply Modes

The following table shows all possible power supply modes for  $V_{BB}$ ,  $V_{DD}$  and the pin LHI.

Power Supply Modes	Off	Off	SPI on	Reset	Off	On via INx	Limp Home mode without SPI	Normal operation	Limp Home mode with SPI <sup>1)</sup>
$V_{BB}$	0 V	0 V	0 V	0 V	13.5 V	13.5 V	13.5 V	13.5 V	13.5 V
$V_{DD}$	0 V	0 V	5 V	5 V	0 V	0 V	0 V	5 V	5 V
LHI	0 V	5 V	0 V	5 V	0 V	0 V	5 V	0 V	5 V
Power stage, protection	–	–	–	–	–	✓ <sup>2)</sup>	✓ <sup>2)</sup>	✓	✓ <sup>2)</sup>
Limp home	–	–	–	–	–	–	✓	–	✓
SPI (logic)	–	–	✓	✓	reset	reset	reset	✓	reset <sup>3)</sup>
Stand-by current	–	–	–	–	✓	✓ <sup>4)</sup>	–	✓ <sup>5)</sup>	–
Idle current	–	–	–	–	–	–	–	✓ <sup>6)</sup>	–
Diagnosis	–	–	–	–	–	–	–	✓	✓ <sup>7)</sup>

1) SPI read only

2) Channel 1, 2 and/or 3 activated according to the state of INx

3) SPI reset only with applied  $V_{BB}$  voltage

4) When INx = low

5) When DCR.MUX = 111<sub>b</sub>, INx = low and PCR.PST = 0<sub>b</sub>

6) When all channels are in OFF-state and DCR.MUX ≠ 111<sub>b</sub>

7) Current sense disabled in limp home mode

#### 5.1.1 Stand-by Mode and Device Wake-up Mechanisms

Stand-by mode is entered as soon as the current sense multiplexer (DCR.MUX) is in default (stand-by) position, the PWM start bit is reset (PCR.PST = 0<sub>b</sub>) and all input pins are not set. All error latches are cleared automatically in stand-by mode. As soon as stand-by mode is entered, register HWCR.STB is set. To wake-up the device, the current sense multiplexer (DCR.MUX) is programmed different to default (stand-by) position or the PWM start bit is set (PCR.PST = 1<sub>b</sub>). The power-on wake up time  $t_{WU(PO)}$  has to be considered for both cases.

Idle mode parameters are valid, when all channels are switched off, but the current sense multiplexer is not in default position, and  $V_{DD}$  supply is available.

*Note: A transition from operation to stand-by mode does not reset the SPI registers. So, if  $V_{DD}$  is present and SPI is programmed, a changing to MUX = 111<sub>b</sub> does not reset the SPI registers. An activation of the channels via the input pin INx will wake up the device with the former SPI register settings.*

Activating one of the outputs via the input pins (INx = high) will wake-up the device out of stand-by mode. The power stages are working without VDD supply according to the table above. The output turn-on times will be extended by the stand-by channel wake up time  $t_{WU(STCH)}$  as long as no other channel is active. If one channel is active already before channel turn-on times  $t_{on}$  (6.5.12) can be considered.

*Note: In the operation with  $V_{DD} = 0$  V and INx = high a switching off of all input signals will turn the device in stand-by mode. In stand-by mode the error latches are cleared.*

Limp home (LHI = high) applied for a time longer than  $t_{LH(ac)}$  will wake-up the device out of stand-by mode after the power-on wake up time  $t_{WU(PO)}$  and it is working without VDD supply. Channels 1, 2 and 3 can be activated via the input pins INx. The error latches can be cleared by a low-high transition at the according input pin.

## 5.2 Reset

There are several reset trigger implemented in the device. They reset the SPI registers including the over temperature latches to their default values. The power stages will switch off, if they are activated via the SPI register `OUT.n`. If the power stages are activated via the parallel input pins they are not affected by the reset signals. The ERR-flags are cleared by those reset triggers. The over temperature protection and latches are functional after a reset trigger.

*Note: During a reset only the channels 1, 2 and 3 can be activated via the according input pins. The input assigned mode is not available during a reset.*

The first SPI transmission after any kind of reset contains at pin SO the read information from the standard diagnosis, the transmission error bit `TER` is set.

### Power-On Reset

The power-on reset is released, when  $V_{DD}$  voltage level is higher than  $V_{DD(PO)}$ . The SPI interface can be accessed after wake up time  $t_{WU(PO)}$ .

### Reset Command

There is a reset command available to reset all register bits of the register bank and the diagnosis registers. As soon as `HWCR.RST = 1b`, a reset is triggered equivalent to power-on reset. The SPI interface can be accessed after transfer delay time  $t_{CS(td)}$ .

### Limp Home Mode

The limp home mode will be activated as soon as the pin LHI is set to high for a time longer than  $t_{LH(ac)}$ . The SPI write-registers are reset with applied  $V_{BB}$  voltage. The outputs OUTx can be activated via the input pins also during activated limp home mode. The error latches can be cleared by a low-high transition at the according input pin. For application example see [Figure 30](#). The SPI interface is operating normally, so the limp home register bit LHI as well as the error flags can be read, but any write command will be ignored.

### 5.3 Electrical Characteristics

#### Electrical Characteristics Power Supply

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
5.3.1	Supply voltage range for normal operation power switch	$V_{BB(nor)}$	8	–	17	V	–
5.3.2	Extended supply voltage range for operation power switch	$V_{BB(ext)}$	4.5	–	28 <sup>1)</sup>	V	Parameter deviations possible
5.3.3	Stand-by current for whole device with loads	$I_{BB(STB)}$	–	–	4.5 28	μA	$V_{DD} = 0\text{ V}$ $V_{LHI} = 0\text{ V}$ <sup>1)</sup> $T_j = 25\text{ °C}$ <sup>1)</sup> $T_j \leq 85\text{ °C}$
5.3.4	Idle current for whole device with loads, all channels off	$I_{BB(idle)}$	–	7	–	mA	$V_{DD} = 5\text{ V}$ DCR.MUX = 110
5.3.5	Logic supply voltage	$V_{DD}$	3.0	–	5.5	V	–
5.3.6	Logic supply current	$I_{DD}$	–	140 280	–	μA	$V_{CS} = V_{LHI} = 0\text{ V}$ $R_{IS} = 2.7\text{ k}\Omega$ $V_{IS} = 0\text{ V}$ $f_{SCLK} = 0\text{ Hz}$ $f_{SCLK} = 5\text{ MHz}$
5.3.7	Logic idle current	$I_{DD(idle)}$	–	25	–	μA	$V_{CS} = V_{DD}$ $f_{SCLK} = 0\text{ Hz}$ Chip in Standby
5.3.8	Operating current for whole device active	$I_{GND}$	–	10	25	mA	$f_{SCLK} = 0\text{ Hz}$

#### LHI Input Characteristics

5.3.9	L-input level at LHI pin	$V_{LHI(L)}$	0	–	0.8	V	–
5.3.10	H-input level at LHI pin	$V_{LHI(H)}$	1.8	–	5.5	V	–
5.3.11	L-input current through LHI pin	$I_{LHI(L)}$	3	12	80	μA	<sup>1)</sup> $V_{LHI} = 0.4\text{ V}$
5.3.12	H-input current through LHI pin	$I_{LHI(H)}$	10	40	80	μA	$V_{LHI} = 5\text{ V}$

#### Reset

5.3.13	Power-On reset threshold voltage	$V_{DD(PO)}$	–	–	2.4	V	–
5.3.14	Power-On wake up time	$t_{WU(PO)}$	–	–	200	μs	<sup>1)</sup>
5.3.15	Stand-by channel wake up time	$t_{WU(STCH)}$	–	–	200	μs	<sup>1)</sup>
5.3.16	Limp home acknowledgement time	$t_{LH(ac)}$	5	–	200	μs	<sup>1)</sup>

1) Not subject to production test, specified by design.

*Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature.*

## 5.4 Command Description

### HWCR

#### Hardware Configuration Register <sup>1)</sup>

	W/R <sup>2)</sup>	RB <sup>2)</sup>	ADDR <sup>2)</sup>			9	8	7	6	5	4	3	2	1	0
read	1	0	0	1	0	0	CLKTRIM		CLK	0	LED3	LED2	STB	CL	
write	1	0	0	1	0	0	CLKTRIM		CLK	0	LED3	LED2	RST	CL	

1) Shaded cells not mentioned in this chapter.

2) W/R Write/Read, RB Register Bank, ADDR Address

Field	Bits	Type	Description
RST	1	w	<b>Reset Command</b> 0 <sup>1)</sup> Normal operation 1 Execute reset command
STB	1	r	<b>Stand-by</b> 0 Device is awake 1 Device is in stand-by mode

1) Bold letters indicate the default values.



## 6 Power Stages

The high-side power stages are built by N-channel vertical power MOSFETs (DMOS) with charge pumps. There are four channels implemented in the device. Channels can be switched on via an input pin (please refer to [Section 6.2](#)) or via SPI register `OUT`.

### 6.1 Output ON-State Resistance

The on-state resistance  $R_{DS(ON)}$  depends on the supply voltage  $V_{BB}$  as well as on the junction temperature  $T_j$ . [Figure 4](#) shows those dependencies. The behavior in reverse polarity mode is described in [Section 8.5](#).




Figure 4 Typical On-State Resistance

### 6.2 Input Circuit

The outputs of the SPOC - BTS6460SF can be activated either via the SPI register `OUT`. `OUTn` or via the dedicated input pins. There are two different ways to use the input pins, the direct drive mode and the assigned drive mode. The default setting is the direct drive mode. To activate the assigned drive mode the register bit `ICR`. `INCG` needs to be set.

Additionally, there are two ways of using the input pins in combination with the `OUT` register by programming the `ICR`. `COL` parameter.

- `ICR`. `COL` = `0b`: A channel is switched on either by the according `OUT` register bit or the input pin.
- `ICR`. `COL` = `1b`: A channel is switched on by the according `OUT` register bit only, when the input pin is high. In this configuration, a PWM signal can be applied to the input pin and the channel is activated by the SPI register `OUT`.

Figure 5 shows the complete input switch matrix.




Figure 5 Input Switch Matrix

The current sink to ground ensures that the input signal is low in case of an open input pin. The zener diode protects the input circuit against ESD pulses.

### 6.2.1 Input Direct Drive

This mode is the default after the device's wake up and reset. The input pins activate the channels during normal operation (with default setting of bit `ICR.INCG`), stand-by mode and limp home mode. Channel 0 can be activated only via the SPI-bit `OUT.OUT0` in direct drive mode. The inputs are linked directly to the channels according to:

**Table 1 Direct Drive Mode**

Input Pin	Assigned channel, if ICR.INCG = 0 <sub>b</sub>
IN1	Channel 1
IN2	Channel 2
IN3	Channel 3

### 6.2.2 Input Assigned Drive


To activate the assigned drive function the register bit ICR.INCG needs to be set. In this mode all output channels can be activated via the input pins. Channel 2 and 3 are assigned to only one input pin. The following mapping is used:

**Table 2 Assigned Drive Mode**

Input Pin	Assigned channel, if ICR.INCG = 1 <sub>b</sub>
IN1	Channel 0
IN2	Channel 1
IN3	Channel 2, channel 3

### 6.3 Power Stage Output

The power stages are built to be used in high side configuration (Figure 6).



**Figure 6 Power Stage Output**

The power DMOS switches with a dedicated slope, which is optimized in terms of EMC emission. Defined slew rates and edge shaping allow lowest EMC emissions during PWM operation at low switching losses.

### 6.3.1 Bulb and LED mode

Channel 2 and channel 3 can be configured in bulb and LED mode via the SPI registers  $HWCR.LEDn$ . During LED mode following parameters are changed for an optimized functionality with LED loads: On-state resistance  $R_{DS(ON)}$ , switching timings ( $t_{delay(ON)}$ ,  $t_{delay(OFF)}$ ,  $t_{ON}$ ,  $t_{OFF}$ ), slew rates  $dV/dt_{ON}$  and  $dV/dt_{OFF}$ , current protections  $I_{L(trip)}$  and current sense ratio  $k_{ILIS}$ .

### 6.3.2 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates can be considered.




Figure 7 Switching a Load (resistive)

### 6.3.3 Switching Inductive Loads

When switching off inductive loads with high-side switches, the voltage  $V_{OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to high voltages, there is a voltage clamp mechanism implemented, which limits that negative output voltage to a certain level ( $V_{DS(CL)}$  (6.5.2)). See Figure 6 for details. The device provides SmartClamp functionality. To increase the energy capability, the clamp voltage  $V_{DS(CL)}$  increases with the junction temperature  $T_j$  and load current  $I_L$ . Please refer also to Section 8.6. The maximum allowed load inductance is limited.

### 6.4 Inverse Current Behavior

During inverse currents ( $V_{OUT} > V_{BB}$ ) the affected channel stays in ON- or in OFF-state. Furthermore, during applied inverse currents no ERR-flag is set.

The functionality of unaffected channels is not influenced by inverse currents applied to other channels (except effects due to junction temperature increase). Influences on the diagnostic function of unaffected channels are possible only for the current sense ratio, please refer to  $\Delta k_{ILIS(IC)}$  (9.8.3).

*Note: No protection mechanism like temperature protection or current protection is active during applied inverse currents. Inverse currents cause power losses inside the DMOS, which increase the overall device temperature, which could lead to a switch off of the unaffected channels due to over temperature.*

## 6.5 Electrical Characteristics

### Electrical Characteristics Power Stages

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
<b>Output Characteristics</b>								
6.5.1	On-state resistance channel 0, 1	$R_{DS(ON)}$	–	3.5	–	mΩ	$I_L = 7.5\text{ A}$ <sup>1)</sup> $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$	
			–	7	9			
	channel 2, 3	$R_{DS(ON)}$	–	11	–	$I_L = 2.6\text{ A}$ <sup>1)</sup> $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$ HWCR.LEDn = 0		
			–	22	28			
6.5.2	Output clamp channel 0, 1	$V_{DS(CL)}$	32	–	54	V	$T_j = 25\text{ °C}$ $I_L = 20\text{ mA}$ <sup>1)</sup> $T_j = 150\text{ °C}$ $I_L = 6\text{ A}$	
			40	–	55			
	channel 2, 3	$V_{DS(CL)}$	32	–	54	$T_j = 25\text{ °C}$ $I_L = 20\text{ mA}$ <sup>1)</sup> $T_j = 150\text{ °C}$ $I_L = 2\text{ A}$		
			40	–	55			
6.5.3	Output leakage current per channel in stand-by	$I_{L(OFFSTB)}$	channel 0, 1	–	–	2	$\mu\text{A}$ OUT.OUTn = 0 DCR.MUX = 111 $T_j = 25\text{ °C}$ <sup>1)</sup> $T_j = 85\text{ °C}$ <sup>1)</sup> $T_j = 105\text{ °C}$	
				–	–	10		
				–	–	50		
			channel 2, 3	$I_{L(OFFSTB)}$	–	–	1	$T_j = 25\text{ °C}$ <sup>1)</sup> $T_j = 85\text{ °C}$ <sup>1)</sup> $T_j = 105\text{ °C}$
					–	–	4	
					–	–	20	
6.5.4	Output leakage current per channel in idle mode	$I_{L(OFFIdle)}$	channel 0, 1	–	–	60	$\mu\text{A}$ OUT.OUTn = 0 DCR.MUX ≠ 111 <sup>1)</sup> $T_j = 85\text{ °C}$ <sup>1)</sup> $T_j = 105\text{ °C}$ $T_j = 150\text{ °C}$	
				–	–	80		
				–	–	530		
			channel 2, 3	$I_{L(OFFIdle)}$	–	–	45	<sup>1)</sup> $T_j = 85\text{ °C}$ <sup>1)</sup> $T_j = 105\text{ °C}$ $T_j = 150\text{ °C}$
					–	–	50	
					–	–	230	

**Electrical Characteristics Power Stages (cont'd)**

 Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$ 

 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
6.5.5	Inverse current capability per channel channel 0, 1 channel 2, 3	$-I_{L(IC)}$	6 2	– –	– –	A	<sup>1)</sup> No influences on switching functionality of unaffected channels, $k_{ILIS}$ influence according $\Delta k_{ILIS(IC)}$ (9.8.3)

**Input Characteristics**

6.5.6	L-input level	$V_{IN(L)}$	0	–	0.8	V	–
6.5.7	H-input level	$V_{IN(H)}$	1.8	–	5.5	V	–
6.5.8	L-input current	$I_{IN(L)}$	3	12	80	$\mu\text{A}$	<sup>1)</sup> $V_{IN} = 0.4\text{ V}$
6.5.9	H-input current	$I_{IN(H)}$	10	40	80	$\mu\text{A}$	$V_{IN} = 5\text{ V}$

**Electrical Characteristics Power Stages (cont'd)**

 Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$ 

 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
<b>Timings</b>							
6.5.10	Turn-ON delay to 10% $V_{BB}$ channel 0, 1 channel 2, 3	$t_{\text{delay(ON)}}$	–	25	–	$\mu\text{S}$	<sup>1)</sup> $V_{BB} = 13.5\text{ V}$ – HWCR.LEDn = 0 HWCR.LEDn = 1
			–	20	–		
			–	12	–		
6.5.11	Turn-OFF delay to 90% $V_{BB}$ channel 0, 1 channel 2, 3	$t_{\text{delay(OFF)}}$	–	75	–	$\mu\text{S}$	<sup>1)</sup> $V_{BB} = 13.5\text{ V}$ – HWCR.LEDn = 0 HWCR.LEDn = 1
			–	50	–		
			–	20	–		
6.5.12	Turn-ON time to 90% $V_{BB}$ including turn-ON delay channel 0, 1 channel 2, 3	$t_{\text{ON}}$	–	–	100	$\mu\text{S}$	$V_{BB} = 13.5\text{ V}$ DCR.MUX $\neq$ 111 $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			–	–	100		
			–	–	50		
6.5.13	Turn-OFF time to 10% $V_{BB}$ including turn-OFF delay channel 0, 1 channel 2, 3	$t_{\text{OFF}}$	–	–	150	$\mu\text{S}$	$V_{BB} = 13.5\text{ V}$ $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			–	–	110		
			–	–	50		
6.5.14	Turn-ON rise time from 10% to 90% $V_{BB}$ channel 0, 1 channel 2, 3	$t_{\text{ON(rise)}}$	–	–	55	$\mu\text{S}$	$V_{BB} = 13.5\text{ V}$ DCR.MUX $\neq$ 111 $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			–	–	55		
			–	–	11		
6.5.15	Turn-OFF fall time from 90% to 10% $V_{BB}$ channel 0, 1 channel 2, 3	$t_{\text{OFF(fall)}}$	–	–	55	$\mu\text{S}$	$V_{BB} = 13.5\text{ V}$ $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			–	–	55		
			–	–	11		

**Electrical Characteristics Power Stages (cont'd)**

 Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$ 

 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
6.5.16	Turn-ON/OFF matching  channel 0, 1 channel 2, 3	$ t_{ON} - t_{OFF} $	-	-	90	$\mu\text{s}$	$V_{BB} = 13.5\text{ V}$  $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			-	-	70		
			-	-	50		
6.5.17	Turn-ON slew rate 30% to 70% $V_{BB}$  channel 0, 1 channel 2, 3	$dV/dt_{ON}$	0.2	0.7	2.0	$\text{V}/\mu\text{s}$	$V_{BB} = 13.5\text{ V}$  $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			0.2	0.9	2.5		
			0.6	2.5	6.0		
6.5.18	Turn-OFF slew rate 70% to 30% $V_{BB}$  channel 0, 1 channel 2, 3	$-dV/dt_{OFF}$	0.2	0.7	2.0	$\text{V}/\mu\text{s}$	$V_{BB} = 13.5\text{ V}$  $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
			0.2	0.9	2.5		
			0.6	2.5	6.0		

1) Not subject to production test, specified by design.



## 6.6 Command Description

### OUT

#### Output Configuration Registers

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
r/w	0	0	0	0	0	0	0	0	0	0	0	OUT3	OUT2	OUT1	OUT0

Field	Bits	Type	Description
OUTn n = 3 to 0	n	rw	<b>Set Output Mode for Channel n</b> 0 Channel n is switched off 1 Channel n is switched on <sup>1)</sup>

1) Channel status depends on automatic PWM generator configuration. For more details, please refer to [Section 7](#).

### HWCR

#### Hardware Configuration Register

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
r/w	1	0	0	1	0	0	CLKTRIM		CLK	0	LED3	LED2	STB	CL	

Field	Bits	Type	Description
LEDn n = 3 to 2	n	rw	<b>Set LED Mode for Channel n</b> 0 Channel n is in bulb mode 1 Channel n is in LED mode

### ICR

#### Inputand Current Source Configuration Register

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
r/w	1	0	0	0	1	0	0	0	0	0	0	COL	INCG	CSL	0

Field	Bits	Type	Description
INCG	2	rw	<b>Input Drive Configuration</b> 0 Direct drive mode 1 Assigned drive mode
COL	3	rw	<b>Input Combinatorial Logic Configuration</b> 0 Input signal OR-combined with according OUT register bit 1 Input signal AND-combined with according OUT register bit

## 7 Automatic PWM Generator

The SPOC - BTS6460SF has an automatic PWM generator implemented, which allows to operate the channels in PWM mode with drastically reduced micro controller attention compared to a conventional PWM generation via SPI. After the initializing phase, where different settings are done, the PWM generator works autonomously. The only required information from the micro controller is the PWM duty cycle and the channel states (ON-state or OFF-state).

For details about the current sense diagnosis please refer to [Chapter 9](#).

### 7.1 PWM Setup

The PWM operation mode is available for each output. The register `CHCRn.FREQ` is used to switch from normal mode to automatic PWM generation mode. With `CHCRn.FREQ = 00b` the output state is following the `OUTn` register value. For details please refer to [Figure 5](#).

To start the automatic PWM generation the bit `PCR.PST` has to be set. For details please refer to [Figure 8](#).

The device can be woken up also out of stand-by mode by setting the bit `PCR.PST`. Therefore, the power-on wake up time  $t_{WU(PO)}$  ([5.3.14](#)) has to be considered as delay until the automatic PWM generation will start.

### 7.2 PWM Clock

The output PWM frequency  $f_{PWM}$  can be derived from an external clock  $f_{PCLK}$ , which is applied at the pin `PCLK`, or from an internal clock  $f_{INT}$ . The source for the PWM clock can be selected by the SPI register `HWCR.CLK`.

*Note: For avoiding skews it is recommended to change from external to internal clock source or vice versa only during deactivated PWM generator (`PCR.PST = 0b`).*

#### 7.2.1 External PWM Clock

The output PWM frequency is generated from the PWM clock input signal  $f_{PCLK}$  (applied at the pin `PCLK`), if `HWCR.CLK` is set to `0b`. The resulting output PWM frequency clock  $f_{PWM}$  is:

$$f_{PWM} = \frac{f_{PCLK}}{256 \cdot \text{prescaler}} \quad (1)$$

The prescaler is set via the register `CHCRn.FREQ` according to:

**Table 3 Prescaler Setting**

Prescaler Setting <code>CHCRn.FREQ</code>	Resulting Prescaler
<code>00<sub>b</sub></code>	Normal mode without automatic PWM generation
<code>01<sub>b</sub></code>	Prescaler 1: $f_{PCLK}$ (or $f_{INT}$ ) / 256
<code>10<sub>b</sub></code>	Prescaler 2: $f_{PCLK}$ (or $f_{INT}$ ) / 512
<code>11<sub>b</sub></code>	Prescaler 4: $f_{PCLK}$ (or $f_{INT}$ ) / 1024

For example: with  $f_{in} = 102,400$  Hz

- `CHCRn.FREQ = 01b`:  $f_{PWM} = 400$  Hz
- `CHCRn.FREQ = 10b`:  $f_{PWM} = 200$  Hz
- `CHCRn.FREQ = 11b`:  $f_{PWM} = 100$  Hz

*Note: For avoiding skews it is recommended to change the prescaler setting only during deactivated PWM generator (`PCR.PST = 0b`).*

The applied clock signal can be monitored via SPI in the standard diagnosis. The standard diagnosis bit `CLE` provides the information in device operation mode (not during stand-by), if the applied clock is above or below the threshold  $f_{PCLK(TH)}$  according to the following table. The bit `CLE` will be reset after every successful standard diagnosis readout. The reset of the bit `CLE` is performed only, if the bit `CLE` is set.

**Table 4 External Clock Monitoring**

External Clock Status <code>CLE</code>	Clock Frequency
$0_b$	$f_{PCLK} > f_{PCLK(TH)}$
$1_b$	$f_{PCLK} < f_{PCLK(TH)}$

*Note: A changing of the `HWCR.CLKTRIM` will also change the `CLE` thresholds.*

### 7.2.2 Internal PWM Clock

The SPOC - BTS6460SF provides also an internal clock signal  $f_{INT}$ . The internal clock frequency is used by setting the register `HWCR.CLK` to  $1_b$ .

For adjusting the clock signal, a trimming of  $f_{INT}$  via the SPI register `HWCR.CLK_TRIM` can be done.  $f_{PWM}$  can be decreased or increased in steps of  $k_{TRIM}$ .

$$f_{PWM} = \frac{f_{INT} \pm (X \cdot k_{TRIM})}{256 \cdot \text{prescaler}} \quad (2)$$

### 7.3 PWM Duty Cycle

The PWM duty cycle of each output is defined by the SPI register `DCCRn.DC` register from 0 to 256. The ON-state duty cycle is (in %):

$$DC_{PWM} = \frac{DCCRn.DC \cdot 100}{256} \quad (3)$$

The minimum duty cycle, which can be set (except from 0 %), is according to [Equation \(3\)](#) 0.39 %. The duty cycle of the output voltage depends on the switching times  $t_{ON}$ ,  $t_{OFF}$  and the connected load. Therefore, the observed output duty cycle can differ from the set duty cycle.

### 7.4 Channel Phase Shift

For optimized EMC performances phase shifts between all channels can be programmed via the SPI register `CHCRn.PHS`. The phase shifts refer to one common start point. Please refer to [Figure 8](#). Up to eight different phase shifts can be selected.




Figure 8 Phase Shifts between Channels

## 7.5 Daisy Chain Operation with PWM Generator

The SPI of SPOC - BTS6460SF provides daisy chain capability. In this configuration several devices are activated by the same  $\overline{CS}$  signal  $\overline{MCS}$ . This allows the usage of only one PWM clock input signal  $f_{PCLK}$ . To avoid a synchronous activation of channels of the different devices, device phase shift can be programmed at the register PCR.DPSH.

### 7.5.1 Activation of Several SPOC Devices with PWM Generation

For the usage of several SPOC devices in daisy chain configuration with automatic PWM generation the following procedure is recommended:

- Wake up the devices by setting the  $DCR.MUX \neq 111_b$
- Set the PWM frequencies, duty cycles, phase shifts of all channels
- Set the device phase shift for each SPOC device differently
- Activate the automatic PWM generator of all devices by setting PCR.PST within one  $\overline{MCS}$ -frame
- Activate the channels via the SPI registers OUT.OUT<sub>n</sub>

With the next rising edge of the PWM clock signal  $f_{PWM}$  the automatic PWM generation will start. Please see [Figure 9](#) for details.

**Note:** If the PWM generator is started during stand-by, the power-on wake up time  $t_{WU(PO)}$  ([5.3.14](#)) has to be considered as delay until the automatic PWM generation will start.




Figure 9 Phase Shifts between Devices

### 7.5.2 How to resynchronize a Reset SPOC

In case of a reset SPOC device or a SPOC device in stand-by mode the synchronization can be done as follows:

- Set the PWM frequencies, duty cycles, phase shifts of the reset device
- Set the device phase shift for the reset SPOC device
- Deactivate the automatic PWM generation of all SPOC devices in this daisy chain
- With the next SPI transmission activate the automatic PWM generator of all SPOC devices by setting  $PCR.PST$  within one  $\overline{MCS}$ -frame
- Activate the channels of the reset SPOC device via the SPI register  $OUT.OUTn$

With the next rising edge of the PWM clock signal  $f_{PWM}$  the automatic PWM generation will start again synchronously.

## 7.6 Electrical Characteristics

### Electrical Characteristics Power Stages

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
7.6.1	External PWM clock threshold	$f_{PCLK(TH)}$	22	–	46	kHz	HWCR.CLKTRIM = 100
7.6.2	External PWM clock	$f_{PCLK}$	–	–	250	kHz	–
7.6.3	External PWM clock period	$t_{PCLK(P)}$	4	–	–	μs	1)
7.6.4	External PWM clock high time	$t_{PCLK(H)}$	2	–	–	μs	1)
7.6.5	External PWM clock low time	$t_{PCLK(L)}$	2	–	–	μs	1)
7.6.6	External PWM clock duty cycle range	$DC_{PCLK}$	30 %	–	70 %		1)
7.6.7	Internal PWM clock	$f_{INT}$	75	105	135	kHz	HWCR.CLKTRIM = 100
7.6.8	Internal PWM clock trimming step	$k_{TRIM}$	–	5 %	–		2)

1) Not subject to production test, specified by design. Functional test is performed at  $f_{PCLK} = 250\text{ kHz}$ .

2) Not subject to production test, specified by design.

## 7.7 Command Description

### HWCR

#### Hardware Configuration Register

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
read	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	STB	CL
write	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	RST	CL

Field	Bits	Type	Description
CLK	5	rw	<b>Clock Mode</b> <sup>1)</sup> 0 External clock input PCLK is used for PWM mode 1 Internal clock is used for PWM mode
CLKTRIM	8:6	rw	<b>Internal Clock Trim</b> 000 $f_{INT} - 4 k_{TRIM}$ ... 011 $f_{INT} - 1 k_{TRIM}$ <b>100</b> $f_{INT}$ without trimming 101 $f_{INT} + 1 k_{TRIM}$ ... 111 $f_{INT} + 3 k_{TRIM}$

1) For avoiding skews it is recommended to change from external to internal clock source or vice versa only during deactivated PWM generator ( $PCR.PST = 0_b$ ).

### Standard Diagnosis

CS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TER	0	LHI	SBM	x	CLE	x	x	x	x	x	x	x	ERR3	ERR2	ERR1	ERR0

Field	Bits	Type	Description
CLE	11	r	<b>External Clock Status</b> <sup>1)</sup> 0 $f_{PCLK} > f_{PCLK(TH)}$ 1 $f_{PCLK} < f_{PCLK(TH)}$

1) Invalid in stand-by mode

**CHCRn**

**Channel Configuration Register**

W/R	RB	ADDR			9	8	7	6	5	4	3	2	1	0
r/w	1	1	0	x	x	0	0	0	PHSn			SYDELn		FREQn

Field	Bits	Type	Description
FREQn n = 0 to 3	1:0	rw	<b>PWM Frequency Prescaler Setting for Channel n</b> <b>00</b> Normal mode without automatic PWM generation <b>01</b> Prescaler 1: $f_{PCLK}$ (or $f_{INT}$ ) / 256 <b>10</b> Prescaler 2: $f_{PCLK}$ (or $f_{INT}$ ) / 512 <b>11</b> Prescaler 4: $f_{PCLK}$ (or $f_{INT}$ ) / 1024
SYDELn n = 0 to 3	3:2	rw	<b>Delay of Current Sense Synchronization Signal for Channel n</b> <b>00</b> No synchronization signal delay <b>01</b> Synchronization signal delay 1: $8 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>10</b> Synchronization signal delay 2: $16 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>11</b> Synchronization signal delay 3: $24 / (f_{PCLK} \text{ (or } f_{INT}))$
PSHn n = 0 to 3	6:4	rw	<b>Channel Phase Shift for Channel n</b> <b>000</b> No phase shift <b>001</b> Phase shift 1: $32 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>010</b> Phase shift 2: $64 / (f_{PCLK} \text{ (or } f_{INT}))$ ... <b>110</b> Phase shift 6: $192 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>111</b> Phase shift 7: $224 / (f_{PCLK} \text{ (or } f_{INT}))$

**PCR**

**PWM Configuration Register**

W/R	RB	ADDR			9	8	7	6	5	4	3	2	1	0
r/w	0	0	1	1	1	0	0	0	0	0	0	DCS	DPSH	PST

Field	Bits	Type	Description
PST	0	rw	<b>Automatic PWM Generation</b> <b>0</b> No automatic PWM generation <b>1</b> Automatic PWM generation
DPSH	2:1	rw	<b>Device Phase Shift</b> <b>00</b> No phase shift <b>01</b> Phase shift 1: $8 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>10</b> Phase shift 2: $16 / (f_{PCLK} \text{ (or } f_{INT}))$ <b>11</b> Phase shift 3: $24 / (f_{PCLK} \text{ (or } f_{INT}))$
DCS	3	rw	<b>Single Duty Cycle for all Channels</b> <b>0</b> Duty cycle setting of channel 0 used for all channels <b>1</b> Individual duty cycle setting used for each channel



**DCCRn**  
**Duty Cycle Configuration Register**

W/R	RB	ADDR			9	8	7	6	5	4	3	2	1	0
r/w	0	1	0	x	x	0								DCn

Field	Bits	Type	Description
DCn n = 0 to 3	8:0	rw	<b>Duty Cycle for Channel n during Automatic PWM Generation</b> 00000000 DC value: 0 (channel off) 00000001 DC value: (1 / 256) * 100 00000010 DC value: (2 / 256) * 100 ... 01111111 DC value: (255 / 256) * 100 1xxxxxxx DC value: 1 (channel 100% on)

## 8 Protection Functions

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as “outside” normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

### 8.1 Over Current Protection

The maximum load current  $I_L$  is switched off in case of exceeding the over current trip level  $I_{L(trip)}$  by the device itself. Depending on the total short circuit impedance higher current over shoots may occur. A limited auto-restart function is implemented. The number of restarts is dependent of the  $V_{DS}$  voltage. Please refer to following figures for details.






Figure 10 Over current protection with latch due to reaching maximum number of retries  $n_{retry}$



**Figure 11** Over current protection with latch due to reaching over temperature  $T_{j(SC)}$

The ERR-flag will be set during over current shut down. It can be reset by reading the ERR-flag. If the channel is still in over current shut down, the ERR-flag will be set again. During the automatic restart of the channel the ERR-flag can be cleared by reading the ERR-flag. It will be set again as soon as the over current protection is activated again.

The number of restarts  $n_{retry}$  is depending on the  $V_{DS}$  voltage according to the following figure and [Chapter 8.2](#).



**Figure 12** Number of retries and trip levels dependent of  $V_{DS}$

The retry latch or over temperature latch is cleared by SPI command  $HWCR.CL = 1_b$ . If the input pin or the bit in the SPI register  $OUT$  is still set, the channel will be turned on immediately (or according to the automatic PWM generator setting) after the command  $HWCR.CL = 1_b$ .

### 8.2 Over Current Protection at high $V_{DS}$

The SPOC - BTS6460SF provides an over current protection for  $V_{DS} > V_{DS(Vtrip)}$  (8.9.5). For  $V_{DS} > V_{DS(Vtrip)}$  and  $I_L > I_{L(Vtrip)}$  during turn on the channel switches off and latches immediately. For details please refer to parameter  $I_{L(VTRIP)}$  (8.9.4).

The current trip level  $I_{L(Vtrip)}$  is below the current trip level  $I_{L(trip)}$  at  $V_{DS} = 7V$ . The ratio between  $I_{L(trip)}$  and  $I_{L(Vtrip)}$  is defined by the parameter  $\Delta k_{TR}$  (8.9.6).

The over current latch is cleared by SPI command  $HWCR.CL = 1_b$ . If the input pin or the bit in the SPI register  $OUT$  is still set, the channel will be turned on immediately (or according to the automatic PWM generator setting) after the command  $HWCR.CL = 1_b$ .




Figure 13 Over current protection in case of high  $V_{DS}$  voltages

### 8.3 Over Current Protection for Short Circuit Type 2 Protection

After activation of the channels without over temperature shutdown and after the delay time  $t_{delay(trip)}$  (8.9.2) the over current protection threshold  $I_{L(trip)}$  is reduced to  $I_{L(Itrip)}$ . The delay time  $t_{delay(trip)}$  is reset by an dynamic temperature sensor or over current shutdown and any  $IN$ ,  $OUTx$  or automatic PWM generator signal transition. In case of a short circuit to GND event with  $I_L > I_{L(Itrip)}$  (8.9.3), which occurs in the on state, the channel is switched off and latched immediately. For more details, please refer to the figure Figure 14.

The current trip level  $I_{L(Itrip)}$  is below the current trip level  $I_{L(trip)}$  at  $V_{DS} = 7V$ . The ratio between  $I_{L(trip)}$  and  $I_{L(Itrip)}$  is defined by the parameter  $\Delta k_{TR}$  (8.9.6).

The over current latch is cleared by SPI command  $HWCR.CL = 1_b$ . If the input pin or the bit in the SPI register  $OUT$  is still set, the channel will be turned on immediately (or according to the automatic PWM generator setting) after the command  $HWCR.CL = 1_b$ .




Figure 14 Shut Down by Over Current due to Short Circuit Type 2

### 8.4 Over Temperature Protection

Each channel has its own temperature sensor. If the temperature at the channel exceeds the thermal shutdown temperature  $T_{j(SC)}$ , the channel will switch off and latch to prevent destruction (also in case of  $V_{DD} = 0V$ ). In order to reactivate the channel, the temperature at the output must drop by at least the thermal hysteresis  $\Delta T_j$  and the over temperature latch must be cleared by SPI command  $HWCR.CL = 1_b$ . If the input pin or the bit in the SPI register  $OUT$  is still set, the channel will be turned on immediately (or according to the automatic PWM generator setting) after the command  $HWCR.CL = 1_b$ .





Figure 15 Shut Down by Over Temperature


#### 8.4.1 Dynamic Temperature Sensor Protection

Additionally, each channel has its own dynamic temperature sensor. The dynamic temperature sensor improves short circuit robustness by limiting sudden increases in the junction temperature. The dynamic temperature sensor turns off the channel if its sudden temperature increase exceeds the dynamic temperature sensor threshold  $\Delta T_{j(SW)}$ . The number of automatic reactivations is limited by  $n_{retry}$  (8.9.7). If this number of retries is exceeded the channel turns off and latches. The retry latch is cleared by SPI command  $HWCR.CL = 1_b$ . If the input pin or the bit in the SPI register  $OUT$  is still set, the channel will be turned on immediately (or according to the automatic PWM generator setting) after the command  $HWCR.CL = 1_b$ . For the condition  $n < n_{retry}$  the counter of automatic reactivations will be reset by every low to high transition on the input pin or the bit in SPI register  $OUT$ .

For automatic PWM generation the counter will be reset also in case of duty cycles < 100% during the off-state. Please refer to [Figure 14](#) for details.



**Figure 16** Dynamic Temperature Sensor Operations with latch due to reaching maximum number of retries  $n_{\text{retry}}$



**Figure 17** Dynamic Temperature Sensor Operations with latch due to reaching over temperature  $T_{j(SC)}$

The ERR-flag will be set during dynamic temperature sensor shut down. It can be reset by reading the ERR-flag. If the channel is still in dynamic temperature sensor shut down, the ERR-flag will be set again. During the automatic restart of the channel the ERR-flag can be cleared by reading the ERR-flag. It will be set again as soon as the dynamic temperature sensor is activated again.

### 8.5 Reverse Polarity Protection

In reverse polarity mode, power dissipation is caused by the intrinsic body diode of each DMOS channel as well as each ESD diode of the logic pins. The reverse current through the channels has to be limited by the connected loads. The current through the ground pin, sense pin IS, current sense synchronization pin, the logic power supply pin VDD, the SPI pins, input pins, clock input pin and the limp home input pin has to be limited as well (please refer to the maximum ratings listed on [Page 10](#)).

For reducing the power loss during reverse polarity Reversave™ functionality is implemented for all channels. They are turned on to almost forward condition in reverse polarity condition, see parameter  $R_{DS(REV)}$ .

*Note: No protection mechanism like temperature protection or current protection is active during reverse polarity.*

### 8.6 Over Voltage Protection

In the case of supply voltages between  $V_{BB(SC)max}$  and  $V_{BB(CL)}$  the output transistors are still operational and follow the input or the OUT register. Parameters are not warranted and lifetime is reduced compared to normal mode.

In addition to the output clamp for inductive loads as described in [Section 6.3](#), there is a clamp mechanism available for over voltage protection for the logic and all channels.

**8.7 Loss of Ground**

In case of complete loss of the device ground connections, but connected load ground, the SPOC - BTS6460SF securely changes to or stays in OFF-state.

**8.8 Loss of  $V_{BB}$** 

In case of loss of  $V_{BB}$  connection in on-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from VBB to ground. For example, a suppressor diode is recommended between VBB and GND.



## 8.9 Electrical Characteristics

### Electrical Characteristics Protection Functions

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
<b>Over Load Protection</b>							
8.9.1	Load current trip level	$I_{L(\text{trip})}$	71	–	120	A	$V_{DS} < 7\text{ V}$ $T_j = -40\text{ °C}$ <sup>1)</sup> $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$
	channel 0, 1						
			–	90	–		$T_j = 150\text{ °C}$
	channel 2, 3		67	–	100		$T_j = 150\text{ °C}$ HWCR.LEDn = 0
			29	–	44		$T_j = -40\text{ °C}$
			–	30	–		<sup>1)</sup> $T_j = 25\text{ °C}$
			23	–	39		$T_j = 150\text{ °C}$
			7	–	12		HWCR.LEDn = 1
			–	8.5	–		$T_j = -40\text{ °C}$
			5.5	–	11		<sup>1)</sup> $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$
<b>Over Current Protection</b>							
8.9.2	Over current tripping activation time	$t_{\text{delay}(\text{trip})}$	7	–	14	ms	<sup>1)</sup>
8.9.3	Load current trip level after $t_{\text{delay}(\text{trip})}$	$I_{L(\text{trip})}$	40	–	78	A	$T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
	channel 0, 1						
			35	–	70		$T_j = 150\text{ °C}$
	channel 2, 3		17	–	35		HWCR.LEDn = 0
			15.5	–	30		$T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
			3.8	–	9		HWCR.LEDn = 1
			3.8	–	8		$T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
8.9.4	Load current trip level at high $V_{DS}$	$I_{L(\text{Vtrip})}$	40	–	78	A	<sup>1)</sup> $T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
	channel 0, 1						
			35	–	70		$T_j = 150\text{ °C}$
	channel 2, 3		17	–	35		HWCR.LEDn = 0
			15.5	–	30		$T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
			3.8	–	9		HWCR.LEDn = 1
			3.8	–	8		$T_j = -40\text{ °C}$ $T_j = 150\text{ °C}$
8.9.5	Over current tripping at high $V_{DS}$ activation level	$V_{DS(\text{Vtrip})}$	15	–	–	V	<sup>1)</sup>
8.9.6	Current trip at $V_{DS} = 7\text{ V}$ to current trip at $V_{DS} = 20\text{ V}$ ratio	$\Delta k_{TR}$	1.2	1.5	–		<sup>1)</sup>

**Electrical Characteristics Protection Functions (cont'd)**

 Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$ 

 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
<b>Over Temperature Protection</b>							
8.9.7	Number of automatic retries at over current or dynamic temperature sensor shut down at low $V_{DS}$	$n_{\text{retry(LV)}}$	–	32	–		<sup>1)</sup> $V_{DS} = 9\text{ V}$
8.9.8	Number of automatic retries at over current or dynamic temperature sensor shut down at medium $V_{DS}$	$n_{\text{retry(MV)}}$	–	8	–		<sup>1)</sup> $V_{DS} = 13\text{ V}$
8.9.9	Thermal shut down temperature	$T_{j(\text{SC})}$	150	175	195	°C	<sup>1)</sup>
8.9.10	Thermal hysteresis of thermal shutdown	$\Delta T_j$	–	10	–	K	<sup>1)</sup>
8.9.11	Dynamic temperature increase limitation while switching	$\Delta T_{j(\text{SW})}$	–	60	–	K	<sup>1)</sup>
8.9.12	Dynamic temperature sensor restart	$\Delta T_{j(\text{res})}$	–	20	–	K	<sup>1)</sup>
<b>Reverse Battery</b>							
8.9.13	On-state resistance	$R_{DS(\text{REV})}$				mΩ	<sup>1)</sup> $V_{BB} = -13.5\text{ V}$
	channel 0, 1		–	4.7	–		$I_L = -7.5\text{ A}$
			–	9.5	–		$T_j = 25\text{ °C}$
	channel 2, 3		–	14.7	–		$T_j = 150\text{ °C}$
			–	29.5	–		$I_L = -2.6\text{ A}$
							$T_j = 25\text{ °C}$
							$T_j = 150\text{ °C}$
<b>Over Voltage</b>							
8.9.14	Over voltage protection	$V_{BB(\text{CL})}$				V	
	VBB to GND		40	55	70		$I_{\text{GND}} = 5\text{ mA}$
	channel 0, 1		32	–	54		$T_j = 25\text{ °C}$
			40	–	55		$I_L = 20\text{ mA}$
	channel 2, 3		32	–	54		<sup>1)</sup> $T_j = 150\text{ °C}$
			40	–	55		$I_L = 6\text{ A}$
							$T_j = 25\text{ °C}$
							$I_L = 20\text{ mA}$
							<sup>1)</sup> $T_j = 150\text{ °C}$
							$I_L = 2\text{ A}$

1) Not subject to production test, specified by design.

## 8.10 Command Description

### HWCR

#### Hardware Configuration Register

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
read	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	STB	CL
write	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	RST	CL

Field	Bits	Type	Description
CL	0	rw	<b>Clear Latch</b> <b>0</b> Thermal and over current latches are untouched <b>1</b> Command: Clear all thermal and over current latches

### Standard Diagnosis

CS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TER	0	LHI	SBM	x	CLE	x	x	x	x	x	x	x	ERR3	ERR2	ERR1	ERR0

Field	Bits	Type	Description
ERRn n = 0 to 3	3:0	r	<b>Error Flag for Channel n</b> <b>0</b> No error <b>1</b> Error occurred

## 9 Diagnosis

For diagnosis purpose, the SPOC - BTS6460SF provides a current sense signal at pin IS and the diagnosis word via SPI. There is a current sense multiplexer implemented that is controlled via SPI. The sense signal can also be disabled by SPI command. A switch bypass monitor allows to detect a short circuit between the output pin and the battery voltage.

In OFF-state a current source is able to be switched on for a selected channel with the  $DCR.CSOL$  bit. This allows open load / short circuit detection to  $V_{BB}$  in OFF-state. The current value can be configured to a low or a high value by programming the bit  $IECR.CSL$ . Please refer to parameter  $I_{L(OL)}$  (9.8.15).

Please refer to **Figure 18** for details on diagnosis function:




Figure 18 Block diagram: Diagnosis

For diagnosis feedback at different operation modes, please see following table.

**Table 5 Operation Modes** <sup>1)</sup>

Operation Mode	Input Level OUT . OUTn	Output Level $V_{OUT}$	Current Sense $I_{IS}$	Error Flag ERRn <sup>2)</sup>	SBM DCR . SBM
Normal Operation (OFF)	L / 0	GND	Z	0	1
Short Circuit to GND	(OFF-state)	GND	Z	0	1
Thermal shut down		Z	Z	0	x
Short Circuit to $V_{BB}$		$V_{BB}$	Z	0	0
Open Load		Z	Z	0	0 <sup>3)</sup>
Inverse Current		$> V_{BB}$	Z	0	0 <sup>4)</sup>
Normal Operation (ON)		H / 1	$\sim V_{BB}$	$I_L / k_{ILIS}$	0
Short Circuit to GND	(ON-state)	$\sim$ GND	Z	1	1
Dynamic Temperature Sensor shut down		Z	Z	1	x
Over Current shut down		Z	Z	1 <sup>5)</sup>	x
Thermal shut down		Z	Z	1 <sup>6)</sup>	x
Short Circuit to $V_{BB}$		$V_{BB}$	$< I_L / k_{ILIS}$	0	0
Open Load		$V_{BB}$	Z	0	0
Inverse Current		$> V_{BB}$	Z	0	0

- 1) L = low level, H = high level, Z = high impedance, potential depends on leakage currents and external circuit x = undefined
- 2) The error flags are latched until they are transmitted in the standard diagnosis word via SPI
- 3) If the current sense multiplexer is set to Channel 0 to 3 and DRC . CSOL bit set
- 4) If the current sense multiplexer is set to Channel 0 to 3
- 5) The over current latch off flag is set latched and can be cleared by SPI command HWCR . CL
- 6) The over temperature flag is set latched and can be cleared by SPI command HWCR . CL

## 9.1 Diagnosis Word at SPI

The standard diagnosis at the SPI interface provides information about each channel. The error flags, an OR combination of the over temperature flags and the over load monitoring signals are provided in the SPI standard diagnosis bits ERRn.

The over load monitoring signals are latched in the error flags and cleared each time the standard diagnosis is transmitted via SPI. In detail, they are cleared between the second and third raising edge of the SCLK signal.

The over temperature flags, which cause an overheated channel to latch off, are latched directly at the gate control block. The over current flags, which cause an channel 0 or 1 driving a too high current to switch off, are latched like the over temperature flags. Those latches are cleared by SPI command HWCR . CL.


Please note: The over temperature and over current information is latched twice. When transmitting a clear latch command (HWCR . CL), the error flag is cleared during command transmission of the next SPI frame and ready for latching after the third raising edge of the SCLK signal. As a result, the first standard diagnosis information after a CL command will indicate a failure mode at the previously affected channels although the thermal latches have been cleared already. In case of continuous over load, the error flags are set again immediately because of the over load monitoring signal.

## 9.2 Load Current Sense Diagnosis


There is a current sense signal available at pin IS which provides a current proportional to the load current of one selected channel. The selection is done by a multiplexer which is configured via SPI.

**Current Sense Signal**

The current sense signal (ratio  $k_{ILIS} = I_L / I_S$ ) is provided during on-state as long as no failure mode occurs. The ratio  $k_{ILIS}$  can be adjusted to the load type (LED or bulb) via SPI register `HWCR` for channel 2 and 3. The accuracy of the ratio  $k_{ILIS}$  depends on the load current. Usually a resistor  $R_{IS}$  is connected to the current sense pin. It is recommended to use resistors  $1.5\text{ k}\Omega < R_{IS} < 5\text{ k}\Omega$ . A typical value is  $2.7\text{ k}\Omega$ .



**Figure 19 Current Sense Ratio  $k_{ILIS}$  Channel 0, 1 <sup>1)</sup>**




**Figure 20 Current Sense Ratio  $k_{ILIS}$  Channel 2, 3 <sup>2)</sup>**

In case of off-state, over current, dynamic temperature sensor shut down ( $n < n_{retry}$ ), dynamic temperature sensor latch ( $n = n_{retry}$ ) as well as over temperature, the current sense signal of the affected channel is switched off. To distinguish between over temperature or over current and over load, the SPI diagnosis word can be used. Whereas the over load and dynamic temperature sensor shut down ( $n < n_{retry}$ ) flag is cleared every time the diagnosis is transmitted. The over temperature, dynamic temperature sensor latch ( $n = n_{retry}$ ) and over current flag is cleared by a dedicated SPI command (`HWCR.CL`).

1) The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in [Section 9.8](#) (Position [9.8.1](#)).

2) The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in [Section 9.8](#) (Position [9.8.1](#)).


Details about timings between the current sense signal  $I_{IS}$  and the output voltage  $V_{OUT}$  and the load current  $I_L$  can be found in [Figure 21](#).



**Figure 21** Timing of Current Sense Signal

**Current Sense Multiplexer**

There is a current sense multiplexer implemented in the SPOC - BTS6460SF that routes the sense current of the selected channel to the diagnosis pin IS. The channel is selected via SPI register  $DCR.MUX$ . The sense current also can be disabled by SPI register  $DCR.MUX$ . For details on timing of the current sense multiplexer, please refer to [Figure 22](#).



**Figure 22** Timing of Current Sense Multiplexer

### 9.3 Sense Synchronization during Automatic PWM Generation

For performing current sense measurements there is a current sense synchronization signal at the pin ISSY available. This signal indicates the possible start of  $V_{IS}$  measurement. The synchronization signal will be activated after the time  $t_{\text{Measurement delay}}$  after channel's activation. The delay time can be configured via SPI register  $\text{CHCRn.SYDEL}$ . The current sense synchronization signal is only available during the automatic PWM generation, i.e. the bit  $\text{PCR.PST}$  is set.

Figure 23 shows the functionality of the current sense synchronization signal.




Figure 23 Current Sense Synchronization



## 9.4 Sense Measurement without Synchronization Signal

The SPOC - BTS6460SF refers all the channel activations to the clock signal  $f_{PCLK}$  or  $f_{INT}$ . In case of using the external clock  $f_{PCLK}$  the state (ON- or OFF-state) is known by the micro controller, which allows a time based processing.

In case of micro controller's loss of the PCLK synchrony the automatic PWM generation can be started again by resetting and setting of the bit  $PCR.PST$ . After that the micro controller is synchronous to the automatic PWM generation.

## 9.5 Automatic Current Sense Multiplexer Switching

The device provides for current sense measurements a function, which changes the current sense multiplexer sequentially and automatically. The function starts after the PWM reference point has passed, which happens each 1024 clock cycles ( $f_{PCLK}$  or  $f_{INT}$ ). For more details please refer to figure [Figure 23](#). The current sense multiplexer is switched first to the channel 0. When the current sense synchronization signal at the pin ISSY is finished, the multiplexer is programmed automatically to channel 1 (one clock cycle after the high low transition of the ISSY signal) and so on. The current sense synchronization signal at the pin ISSY will be set for eight clock cycles, if the channel duty cycle is  $0\% < DC < 100\%$ . For the scenario, where the channel is continuously on ( $DC = 100\%$ ) or off ( $DC = 0\%$ ), or the  $t_{ISSY\ delay} > t_{duty\ cycle}$  (delay longer than on-state of channel) the sense synchronization signal will be set for nine clock cycles ( $f_{PCLK}$  or  $f_{INT}$ ). Furthermore, to shorten the ISSY burst length for channels continuously in ON- or OFF-state, the ISSY signal will be started 11 clock cycles after the previous ISSY pulse.

If the synchronization delay is programmed to  $11_b$  the following channel needs at minimum a synchronization delay  $\geq 01_b$ , otherwise the next ISSY signal will be delayed by one period of the following channel.

This multiplexer switching loop is done only once after the bit  $DCR.AMUX$  is set. After the completed loop the bit will be set to  $DCR.AMUX = 0_b$  automatically. For more details please refer to [Figure 23](#).

The automatic multiplexer switching can be stopped manually by setting the bit  $DCR.AMUX = 0_b$ .

*Note: The phase shifts between the channels have to be programmed in ascending order (channel 0 with minimum phase shift, channel 1 with a higher phase shift than channel 0, channel 2 with a higher phase shift than channel 1, ...) to get a short AMUX burst duration. Otherwise the duration for a complete automatic multiplexer cycle will increase until a new PWM reference point has passed and the channel is activated. During the activated  $AMUX$  bit any command, which should change the multiplexer, will be ignored. If a channel is switched continuously off, the current sense multiplexer will be switched to high impedance during the sense synchronization pulse.*




Figure 24 Automatic Current Sense Multiplexer Switching

### 9.6 Switch Bypass Diagnosis

To detect short circuit to  $V_{\text{BB}}$ , there is a switch bypass monitor implemented. In case of short circuit between the output pin OUT and  $V_{\text{BB}}$  in ON-state, the current will flow through the power transistor as well as through the short circuit (bypass) with undefined ratio. As a result, the current sense signal will show lower values than expected by the load current. In OFF-state, the output voltage will stay close to  $V_{\text{BB}}$  potential which means a small  $V_{\text{DS}}$ .

The switch bypass monitor compares the voltage  $V_{\text{DS}}$  across the power transistor of that channel, which is selected by the current sense multiplexer (DCR.MUX) with threshold  $V_{\text{DS(SB)}}$ . The result of comparison can be read in SPI register DCR.SBM or in the standard diagnosis.

## 9.7 Open Load in OFF-State

For performing a dedicated open load in OFF-state detection a current source can be switched in parallel to the DMOS according to the [Figure 18](#). The current source current can be programmed in two steps by the bit `ICR.CSL`.

The following procedure is recommended to use:

- Select the dedicated channel with the multiplexer
- Enable the open load current with the `DCR.CSOL` bit
- Read the `DCR.SBM` or the standard diagnosis
- Disable the open load current with the `DCR.CSOL` bit

## 9.8 Electrical Characteristics

### Electrical Characteristics Diagnosis

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$

typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
<b>Load Current Sense</b>							
9.8.1	Current sense ratio channel 0, 1: 0.600 A 1.3 A 2.6 A 4.0 A 7.5 A channel 2, 3 (bulb): 0.300 A 0.600 A 1.3 A 2.6 A 4.0 A channel 2, 3 (LED): 0.050 A 0.150 A 0.300 A 0.600 A 1.0 A	$k_{ILIS}$					$T_j = -40\text{ °C}$ — — — — — — HWCR.LEDn = 0 — — — — — — — — — HWCR.LEDn = 1 — — — — — —
9.8.2	Current sense ratio channel 0, 1: 0.600 A 1.3 A 2.6 A 4.0 A 7.5 A channel 2, 3 (bulb): 0.300 A 0.600 A 1.3 A 2.6 A 4.0 A channel 2, 3 (LED): 0.050 A 0.150 A 0.300 A 0.600 A 1.0 A	$k_{ILIS}$					$T_j = 25\text{ °C to }150\text{ °C}$ — — — — — — — HWCR.LEDn = 0 — — — — — — — — — HWCR.LEDn = 1 — — — — — —

**Electrical Characteristics Diagnosis (cont'd)**

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
9.8.3	Current sense drift of unaffected channel during inverse current of other channels channel 0, 1	$\Delta k_{ILIS(IC)}$	-20 %	–	20 %		<sup>1)</sup> DCR.MUX $\neq$ 111 $I_{L0,1} = 7.5\text{ A}$ $I_{L1,0(IC)} = 7.5\text{ A}$ $I_{L2,3(IC)} = 2.6\text{ A}$ HWCR.LEDn = 0 $I_{L2,3} = 2.6\text{ A}$
	channel 2, 3 (bulb)		-20 %	–	20 %		
	channel 2, 3 (LED)		-20 %	–	20 %		
	channel 2, 3 (LED)		-20 %	–	20 %		
9.8.4	Current sense voltage limitation	$V_{IS(LIM)}$	$0.9 \times V_{DD}$	$V_{DD}$	$1.1 \times V_{DD}$	V	DCR.MUX = 011 $I_{L3} = 2\text{ A}$ $R_{IS} = 2.7\text{ k}\Omega$
9.8.5	Maximum steady state current sense output current	$I_{IS(MAX)}$	5.5	–	–	mA	<sup>1)</sup> $V_{IS} = 0\text{ V}$
9.8.6	Current sense leakage / offset current	$I_{IS(en)}$	–	–	76	$\mu\text{A}$	$I_L = 0\text{ A}$ DCR.MUX $\neq$ 111
	channel 0, 1 channel 2, 3		–	–	76		
9.8.7	Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$	–	–	1	$\mu\text{A}$	DCR.MUX = 110
9.8.8	Current sense settling time after channel activation	$t_{sIS(ON)}$	–	–	150	$\mu\text{s}$	$V_{BB} = 13.5\text{ V}$ $R_{IS} = 2.7\text{ k}\Omega$ $R_L = 2.2\ \Omega$ HWCR.LEDn = 0 $R_L = 6.8\ \Omega$ HWCR.LEDn = 1 $R_L = 33\ \Omega$
	channel 0, 1		–	–	150		
	channel 2, 3		–	–	100		
9.8.9	Current sense desettling time after channel deactivation	$t_{dis(OFF)}$	–	–	25	$\mu\text{s}$	<sup>1)</sup> $V_{BB} = 13.5\text{ V}$ $R_{IS} = 2.7\text{ k}\Omega$ HWCR.LEDn = 0 HWCR.LEDn = 1
			–	–	25		
9.8.10	Current sense settling time after change of load current	$t_{sIS(LC)}$	–	–	30	$\mu\text{s}$	<sup>1)</sup> $V_{BB} = 13.5\text{ V}$ $R_{IS} = 2.7\text{ k}\Omega$ $I_L = 7.5\text{ A to }4.0\text{ A}$ HWCR.LEDn = 0 $I_L = 2.6\text{ A to }1.3\text{ A}$ HWCR.LEDn = 1 $I_L = 0.6\text{ A to }0.3\text{ A}$
	channel 0, 1		–	–	30		
	channel 2, 3		–	–	30		

**Electrical Characteristics Diagnosis (cont'd)**

 Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$ 

 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
9.8.11	Current sense settling time after current sense activation	$t_{sIS(EN)}$	–	–	25	$\mu\text{s}$	$R_{IS} = 2.7\text{ k}\Omega$ DCR.MUX: 110 -> 000
9.8.12	Current sense settling time after multiplexer channel change	$t_{sIS(MUX)}$	–	–	30	$\mu\text{s}$	$R_{IS} = 2.7\text{ k}\Omega$ $R_{L0} = 2.2\text{ }\Omega$ $R_{L2} = 33\text{ }\Omega$ DCR.MUX: 010 -> 000
9.8.13	Current sense deactivation time	$t_{dIS(MUX)}$	–	–	25	$\mu\text{s}$	<sup>1)</sup> $R_{IS} = 2.7\text{ k}\Omega$ DCR.MUX: 000 -> 110

**Switch Bypass Monitor**

9.8.14	Switch bypass monitor threshold	$V_{DS(SB)}$	1.5	–	4	V	–
--------	---------------------------------	--------------	-----	---	---	---	---

**Open load in off current source**

9.8.15	Current source in OFF-state	$I_{L(OL)}$	100 3.0	– –	450 7.5	$\mu\text{A}$ mA	IECR.CSL = 0 IECR.CSL = 1
--------	-----------------------------	-------------	------------	--------	------------	---------------------	------------------------------

**Current Sense Synchronization Signal**

9.8.16	L level signal voltage	$V_{ISSY(L)}$	0	–	0.4	V	$I_{ISSY} = -0.5\text{ mA}$
9.8.17	H level signal voltage	$V_{ISSY(H)}$	$V_{DD} - 0.4\text{ V}$	–	$V_{DD}$	V	<sup>1)</sup> $I_{ISSY} = 0.5\text{ mA}$ $V_{DD} = 4.3\text{ V}$
9.8.18	Signal enable time	$t_{ISSY(en)}$	–	–	4	$\mu\text{s}$	<sup>1)</sup> $C_L = 20\text{ pF}$
9.8.19	Signal disable time	$t_{ISSY(dis)}$	–	–	4	$\mu\text{s}$	<sup>1)</sup> $C_L = 20\text{ pF}$

1) Not subject to production test, specified by design.

## 9.9 Command Description

### DCR

#### Diagnosis Control Register

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
read	1	0	0	1	1	0	0	0	0	0	AMUX	SBM	MUX		
write	1	0	0	1	1	0	0	0	0	0	AMUX	CSOL	MUX		

Output state OUT . OUTn	Field	Bits	Type	Description
0 (OFF-state)	MUX	2:0	r/w	<b>Set Current Sense Multiplexer Configuration</b> 000 IS pin is high impedance 001 IS pin is high impedance 010 IS pin is high impedance 011 IS pin is high impedance 100 IS pin is high impedance 101 IS pin is high impedance 110 IS pin is high impedance <b>111 Stand-by mode (IS pin is high impedance)</b>
	SBM	3	r	<b>Switch Bypass Monitor <sup>1)</sup></b> 0 $V_{DS} < V_{DS(SB)}$ 1 $V_{DS} > V_{DS(SB)}$
1 (ON-state)	MUX	2:0	r/w	<b>Set Current Sense Multiplexer Configuration</b> 000 Current sense of channel 0 is routed to IS pin 001 Current sense of channel 1 is routed to IS pin 010 Current sense of channel 2 is routed to IS pin 011 Current sense of channel 3 is routed to IS pin 100 IS pin is high impedance 101 IS pin is high impedance 110 IS pin is high impedance <b>111 Stand-by mode (IS pin is high impedance))</b>
	SBM	3	r	<b>Switch Bypass Monitor <sup>1)</sup></b> 0 $V_{DS} < V_{DS(SB)}$ 1 $V_{DS} > V_{DS(SB)}$

1) Invalid in stand-by mode

Field	Bits	Type	Description
CSOL	3	w	<b>Current Source Switch for Open Load Detection</b> 0 OFF 1 ON
AMUX	4	rw	<b>Automatic Current Sense Multiplexer Switching during Automatic PWM Generation</b> 0 OFF 1 ON

**CHCRn**  
**Channel Configuration Register**

W/R	RB	ADDR			9	8	7	6	5	4	3	2	1	0
r/w	1	1	0	x	x	0	0	0	PHSn		SYDELn		FREQn	

Field	Bits	Type	Description
SYDELn n = 0 to 3	3:2	rw	<b>Delay of Current Sense Synchronization Signal for Channel n</b> 00 No synchronization signal delay 01 Synchronization signal delay 1: $8 / (f_{PCLK} \text{ (or } f_{INT}))$ 10 Synchronization signal delay 2: $16 / (f_{PCLK} \text{ (or } f_{INT}))$ 11 Synchronization signal delay 3: $24 / (f_{PCLK} \text{ (or } f_{INT}))$

**Standard Diagnosis**

CS	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TER	0	LHI	SBM	x	CLE	x	x	x	x	x	x	x	ERR3	ERR2	ERR1	ERR0

Field	Bits	Type	Description
ERRn n = 3 to 0	n	r	<b>Error flag Channel n</b> 0 normal operation 1 failure mode occurred
SBM	13	r	<b>Switch Bypass Monitor</b> <sup>1)</sup> 0 $V_{DS} < V_{DS(SB)}$ 1 $V_{DS} > V_{DS(SB)}$

1) Invalid in stand-by mode



**ICR**  
**Inputand Current Source Configuration Register**

W/R	RB	ADDR				9	8	7	6	5	4	3	2	1	0
r/w	1	0	0	0	1	0	0	0	0	0	0	COL	INCG	CSL	0

Field	Bits	Type	Description
CSL	1	rw	<b>Level for Current Source for Open Load Detection</b> 0 Low level 1 High level

## 10 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines:  $\overline{CS}$ , SI, SCLK and SO. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of  $\overline{CS}$  indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of  $\overline{CS}$ . A modulo 8 counter ensures that data is taken only, when a multiple of 8 bit has been transferred, while the minimum of 16 bit is also taken into consideration. Therefore the interface provides daisy chain capability even with 8 bit SPI devices.




Figure 25 Serial Peripheral Interface

### 10.1 SPI Signal Description

#### $\overline{CS}$ - Chip Select:

The system micro controller selects the SPOC - BTS6460SF by means of the  $\overline{CS}$  pin. Whenever the pin is in low state, data transfer can take place. When  $\overline{CS}$  is in high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

#### $\overline{CS}$ High to Low transition:

- The requested information is transferred into the shift register.
- SO changes from high impedance state to high or low state depending on the logic OR combination between the transmission error flag ( $\overline{TER}$ ) and the signal level at pin SI. As a result, even in daisy chain configuration, a high signal indicates a faulty transmission. This information stays available to the first rising edge of SCLK.




Figure 26 Combinatorial Logic for  $\overline{TER}$  Flag

#### $\overline{CS}$ Low to High transition:

- Command decoding is only done, when after the falling edge of  $\overline{CS}$  exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag ( $\overline{TER}$ ) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

**SCLK - Serial Clock:**

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select  $\overline{CS}$  makes any transition.

**SI - Serial Input:**


Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to [Section 10.5](#) for further information.

**SO Serial Output:**

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the  $\overline{CS}$  pin goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to [Section 10.5](#) for further information.

**10.2 Daisy Chain Capability**

The SPI of SPOC - BTS6460SF provides daisy chain capability. In this configuration several devices are activated by the same  $\overline{CS}$  signal  $\overline{MCS}$ . The SI line of one device is connected with the SO line of another device (see [Figure 27](#)), in order to build a chain. The ends of the chain are connected with the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.



**Figure 27 Daisy Chain Configuration**

In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The bit shifted out occurs at the SO pin. After eight SCLK cycles, the data transfer for one device has been finished. In single chip configuration, the  $\overline{CS}$  line must turn high to make the device accept the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, three times 16 (or e.g. 16 + 8 +16) bits have to be shifted through the devices. After that, the  $\overline{MCS}$  line must turn high (see [Figure 28](#)).

Serial Peripheral Interface (SPI)




Figure 28 Data Transfer in Daisy Chain Configuration

10.3 Timing Diagrams




Figure 29 Timing Diagram SPI Access

## 10.4 Electrical Characteristics

### Electrical Characteristics Serial Peripheral Interface (SPI)

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ °C to }+150\text{ °C}$   
 typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
<b>Input Characteristics (CS, SCLK, SI)</b>							
10.4.1	L level of pin	$\overline{\text{CS}}$ $V_{\text{CS(L)}}$ SCLK $V_{\text{SCLK(L)}}$ SI $V_{\text{SI(L)}}$	0	–	0.2* $V_{DD}$	V	$V_{DD} = 4.3\text{ V}$
10.4.2	H level of pin	$\overline{\text{CS}}$ $V_{\text{CS(H)}}$ SCLK $V_{\text{SCLK(H)}}$ SI $V_{\text{SI(H)}}$	0.4* $V_{DD}$	–	$V_{DD}$	V	$V_{DD} = 4.3\text{ V}$
10.4.3	Pull-up resistor at $\overline{\text{CS}}$ pin	$R_{CS}$	50	120	180	k $\Omega$	$I_{CS} = 100\text{ }\mu\text{A}$
10.4.4	Pull-down resistor at pin	SCLK $R_{SCLK}$ SI $R_{SI}$	50	120	180	k $\Omega$	– $I_{SCLK} = 100\text{ }\mu\text{A}$ $I_{SI} = 100\text{ }\mu\text{A}$
<b>Output Characteristics (SO)</b>							
10.4.5	L level output voltage	$V_{SO(L)}$	0	–	0.4	V	$I_{SO} = -0.5\text{ mA}$
10.4.6	H level output voltage	$V_{SO(H)}$	$V_{DD} - 0.4\text{ V}$	–	$V_{DD}$	V	$I_{SO} = 0.5\text{ mA}$ $V_{DD} = 4.3\text{ V}$
10.4.7	Output tristate leakage current	$I_{SO(OFF)}$	-10	–	10	$\mu\text{A}$	$V_{CS} = V_{DD}$
<b>Timings</b>							
10.4.8	Serial clock frequency	$f_{SCLK}$	0 0	– –	5 3	MHz	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.9	Serial clock period	$t_{SCLK(P)}$	200 333	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.10	Serial clock high time	$t_{SCLK(H)}$	100 166	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.11	Serial clock low time	$t_{SCLK(L)}$	100 166	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.12	Enable lead time (falling $\overline{\text{CS}}$ to rising SCLK)	$t_{CS(lead)}$	200 333	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.13	Enable lag time (falling SCLK to rising CS)	$t_{CS(lag)}$	200 333	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.14	Transfer delay time (rising $\overline{\text{CS}}$ to falling $\overline{\text{CS}}$ )	$t_{CS(td)}$	200 333	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.15	Data setup time (required time SI to falling SCLK)	$t_{SI(su)}$	20 33	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$
10.4.16	Data hold time (falling SCLK to SI)	$t_{SI(h)}$	20 33	– –	– –	ns	<sup>1)</sup> $V_{DD} = 4.3\text{ V}$ <sup>2)</sup> $V_{DD} = 3.0\text{ V}$

**Serial Peripheral Interface (SPI)**
**Electrical Characteristics Serial Peripheral Interface (SPI) (cont'd)**

Unless otherwise specified:  $V_{BB} = 8\text{ V to }17\text{ V}$ ,  $V_{DD} = 3.0\text{ V to }5.5\text{ V}$ ,  $T_j = -40\text{ }^\circ\text{C to }+150\text{ }^\circ\text{C}$

typical values:  $V_{BB} = 13.5\text{ V}$ ,  $V_{DD} = 4.3\text{ V}$ ,  $T_j = 25\text{ }^\circ\text{C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
104.17	Output enable time (falling $\overline{\text{CS}}$ to SO valid)	$t_{\text{SO(en)}}$	–	–	200 333	ns	<sup>2)</sup> $C_L = 20\text{ pF}$ $V_{DD} = 4.3\text{ V}$ $V_{DD} = 3.0\text{ V}$
104.18	Output disable time (rising $\overline{\text{CS}}$ to SO tri-state)	$t_{\text{SO(dis)}}$	–	–	200 333	ns	<sup>2)</sup> $C_L = 20\text{ pF}$ $V_{DD} = 4.3\text{ V}$ $V_{DD} = 3.0\text{ V}$
104.19	Output data valid time with capacitive load	$t_{\text{SO(v)}}$	–	–	100 166	ns	<sup>2)</sup> $C_L = 20\text{ pF}$ $V_{DD} = 4.3\text{ V}$ $V_{DD} = 3.0\text{ V}$

1) Not subject to production test, specified by design. SPI functional test is performed at  $f_{\text{SCLK}} = 5\text{ MHz}$ .

2) Not subject to production test, specified by design.

### 10.5 SPI Protocol 16Bit

CS <sup>1)</sup>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Write OUT Register																		
SI	1	0	0	0	0	0	0	0	0	0	0	0	0	OUT3	OUT2	OUT1	OUT0	
Read OUT Register																		
SI	0	0	0	0	0	0	x	x	x	x	x	x	x	x	x	x	0	
Write Configuration and Control Registers																		
SI	1	x	ADDR				DATA											
Read Configuration and Control Registers																		
SI	0	x	ADDR				x	x	x	x	x	x	x	x	x	x	x	0
Read Standard Diagnosis																		
SI	0	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	1
Standard Diagnosis																		
SO	TER	0	LHI	SBM	x	CLE	x	x	x	x	x	x	x	ERR3	ERR2	ERR1	ERR0	
Second Frame of Read Command																		
SO	TER	1	0	0	0	0	0	x	x	x	x	x	x	OUT3	OUT2	OUT1	OUT0	
SO	TER	1	x	ADDR				DATA										

1) The SO pin shows this information between CS hi -> lo and first SCLK lo -> hi transition.

*Note: Reading a register needs two SPI frames. In the first frame the RD command is sent. In the second frame the output at SPI signal SO will contain the requested information. A new command can be executed in the second frame. The standard diagnosis can be accessed either by sending the standard diagnosis read command or it is transmitted after each write command.*

Field	Bits	Type	Description
W/R	15	w	0 Read 1 Write
RB	14	rw	<b>Register Bank</b> 0 Read / write to register bank 0 1 Read / write to register bank 1
TER	CS	r	<b>Transmission Error</b> 0 Previous transmission was successful (modulo 16 clocks received) 1 Previous transmission failed or first transmission after reset
OUT <sub>n</sub> n = 3 to 0	n	w	<b>Output Control Register of Channel n</b> 0 OFF 1 ON
ADDR	13:10	rw	<b>Address</b> Pointer to register for read and write command
DATA	9:0	rw	<b>Data</b> Data written to or read from register selected by address ADDR
ERR <sub>n</sub> n = 3 to 0	n	r	<b>Diagnosis of Channel n</b> 0 No failure 1 Over temperature, over load or short circuit

Serial Peripheral Interface (SPI)

Field	Bits	Type	Description
CLE	11	r	<b>External Clock Status <sup>1)</sup></b> <b>0</b> $f_{PCLK} > f_{PCLK(TH)}$ <b>1</b> $f_{PCLK} < f_{PCLK(TH)}$
SBM	13	r	<b>Switch Bypass Monitor <sup>1)</sup></b> <b>0</b> $V_{DS} < V_{DS(SB)}$ <b>1</b> $V_{DS} > V_{DS(SB)}$
LHI	14	r	<b>Limp Home Enable <sup>2)</sup></b> <b>0</b> H-input signal at pin LHI <b>1</b> L-input signal at pin LHI

1) Invalid in stand-by mode

2) Not latching information, read of LHI-status during falling CS



## 10.6 Register Overview

### Register Bank 0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>Name</b>	<b>W/R</b>	<b>RB</b>	<b>ADDR</b>				<b>DATA</b>										
OUT	W/R	0	0	0	0	0	0	0	0	0	0	0	0	OUT3	OUT2	OUT1	OUT0
PCR	W/R	0	0	1	1	1	0	0	0	0	0	0	0	DCS	DPSH	PST	
DCCR0	W/R	0	1	0	0	0	0	DC0									
DCCR1	W/R	0	1	0	0	1	0	DC1									
DCCR2	W/R	0	1	0	1	0	0	DC2									
DCCR3	W/R	0	1	0	1	1	0	DC3									

Note: A readout of an unused register will return the standard diagnosis.

Field	Bits	Type	Description
RB	6	-	<b>Read Bit</b> 0 Read / write to register bank 0 1 Read / write to register bank 1
ADDR	5:4	w	<b>Address</b> Pointer to register for read and write command
DATA	3:0	rw	<b>Data</b> Data written to or read from register selected by address ADDR
OUT <sub>n</sub> n = 3 to 0	n	rw	<b>Set Output Mode for Channel n</b> 0 Channel n is switched off 1 Channel n is switched on
PST	0	rw	<b>Automatic PWM Generation</b> 0 No automatic PWM generation 1 Automatic PWM generation
DPSH	6:4	rw	<b>Device Phase Shift</b> 00 No phase shift 01 Phase shift 1: $8 / (f_{PCLK} \text{ (or } f_{INT})}$ 10 Phase shift 2: $16 / (f_{PCLK} \text{ (or } f_{INT})}$ 11 Phase shift 3: $24 / (f_{PCLK} \text{ (or } f_{INT})}$
DCS	0	rw	<b>Single Duty Cycle for all Channels</b> 0 Duty cycle setting of channel 0 used for all channels 1 Individual duty cycle setting used for each channel
DC <sub>n</sub> n = 0 to	8:0	rw	<b>Duty Cycle for Channel n during Automatic PWM Generation</b> 00000000 DC value: 0 (channel off) 00000001 DC value: $(1 / 256) * 100$ 00000010 DC value: $(2 / 256) * 100$ ... 01111111 DC value: $(255 / 256) * 100$ 1xxxxxxx DC value: 1 (channel 100% on)

### Register Bank 1

**Serial Peripheral Interface (SPI)**

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	W/R	RB	ADDR				DATA									
ICR	W/R	1	0	0	0	1	0	0	0	0	0	0	COL	INCG	CSL	0
HWCR	R	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	STB	CL
	W	1	0	0	1	0	0	CLKTRIM			CLK	0	LED3	LED2	RST	CL
DCR	R	1	0	0	1	1	0	0	0	0	0	AMUX	SBM	MUX		
	W	1	0	0	1	1	0	0	0	0	0	AMUX	CSOL	MUX		
CHCR0	W/R	1	1	0	0	0	0	0	0	PSH0			SYDEL0		FREQ0	
CHCR1	W/R	1	1	0	0	1	0	0	0	PSH1			SYDEL1		FREQ1	
CHCR2	W/R	1	1	0	1	0	0	0	0	PSH2			SYDEL2		FREQ2	
CHCR3	W/R	1	1	0	1	1	0	0	0	PSH3			SYDEL3		FREQ3	

Note: A readout of an unused register will return the standard diagnosis.

Field	Bits	Type	Description
CSL	1	rw	<b>Level for Current Source for Open Load Detection</b> 0 Low level 1 High level
INCG	2	rw	<b>Input Drive Configuration</b> 0 Direct drive mode 1 Assigned drive mode
COL	3	rw	<b>Input Combinatorial Logic Configuration</b> 0 Input signal OR-combined with according OUT register bit 1 Input signal AND-combined with according OUT register bit
CL	0	rw	<b>Clear Latch</b> 0 Thermal and over current latches are untouched 1 Command: Clear all thermal and over current latches
RST	1	w	<b>Reset Command</b> 0 Normal operation 1 Execute reset command
STB	1	r	<b>Standby Mode</b> 0 Device is awake 1 Device is in Standby mode
LEDn n = 3 to 2	n	rw	<b>Set LED Mode for Channel n</b> 0 Channel n is in bulb mode 1 Channel n is in LED mode
CLK	5	rw	<b>Clock Mode <sup>1)</sup></b> 0 External Clock input PCLK is used for PWM Mode 1 Internal Clock is used for PWM Mode

Serial Peripheral Interface (SPI)

Field	Bits	Type	Description
CLKTRIM	8:6	rw	<b>Internal Clock Trim</b> 000 $f_{INT} - 4 k_{TRIM}$ ... 011 $f_{INT} - 1 k_{TRIM}$ <b>100</b> $f_{INT}$ without trimming 101 $f_{INT} + 1 k_{TRIM}$ ... 111 $f_{INT} + 3 k_{TRIM}$
MUX	2:0	rw	<b>Set Current Sense Multiplexer Configuration in OFF-state</b> 000 IS pin is high impedance 001 IS pin is high impedance 010 IS pin is high impedance 011 IS pin is high impedance 100 IS pin is high impedance 101 IS pin is high impedance 110 IS pin is high impedance <b>111</b> Stand-by mode (IS pin is high impedance) <b>Set Multiplexer Configuration in ON-state</b> 000 Current sense of channel 0 is routed to IS pin 001 Current sense of channel 1 is routed to IS pin 010 Current sense of channel 2 is routed to IS pin 011 Current sense of channel 3 is routed to IS pin 100 IS pin is high impedance 101 IS pin is high impedance 110 IS pin is high impedance <b>111</b> Stand-by mode (IS pin is high impedance)
SBM	3	r	<b>Switch Bypass Monitor <sup>2)</sup></b> 0 $V_{DS} < V_{DS(SB)}$ 1 $V_{DS} > V_{DS(SB)}$
CSOL	3	w	<b>Current Source Switch for Open Load Detection</b> <b>0</b> OFF <b>1</b> ON
AMUX	5:4	w	<b>Automatic Current Sense Multiplexer Switching (single loop)</b> <b>0</b> Automatic current sense multiplexer switching not activated <b>1</b> Automatic current sense multiplexer switching activated and proceeding
FREQn n = 0 to 3	1:0	rw	<b>PWM Frequency Prescaler Setting for Channel n</b> <b>00</b> Normal mode without automatic PWM generation 01 Prescaler 1: $f_{PCLK}$ (or $f_{INT}$ ) / 256 10 Prescaler 2: $f_{PCLK}$ (or $f_{INT}$ ) / 512 11 Prescaler 4: $f_{PCLK}$ (or $f_{INT}$ ) / 1024
SYDELn n = 0 to 3	3:2	rw	<b>Delay of Current Sense Synchronization Signal for Channel n</b> <b>00</b> No synchronization signal delay 01 Synchronization signal delay 1: $8 / (f_{PCLK}$ (or $f_{INT}))$ 10 Synchronization signal delay 2: $16 / (f_{PCLK}$ (or $f_{INT}))$ 11 Synchronization signal delay 3: $24 / (f_{PCLK}$ (or $f_{INT}))$

Serial Peripheral Interface (SPI)

Field	Bits	Type	Description
PSHn n = 0 to 3	6:4	rw	<b>Channel Phase Shift for Channel n</b> <b>000</b> No phase shift 001 Phase shift 1: $32 / (f_{PCLK} \text{ (or } f_{INT}))$ 010 Phase shift 2: $64 / (f_{PCLK} \text{ (or } f_{INT}))$ ... 110 Phase shift 6: $192 / (f_{PCLK} \text{ (or } f_{INT}))$ 111 Phase shift 7: $224 / (f_{PCLK} \text{ (or } f_{INT}))$

- 1) For avoiding skews it is recommended to change from external to internal clock source or vice versa only during deactivated PWM generator ( $PCR.PST = 0_b$ ).
- 2) Invalid in stand-by mode

# 11 Application Description




Figure 30 Application Circuit Example

## 12 Package Outlines SPOC - BTS6460SF




Figure 31 PG-DSO-36-43 (Plastic Dual Small Outline Package)

### Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

## 13 Revision History

Revision	Date	Changes
1.0	2010-04-12	Initial Data Sheet

**Edition 2010-04-12**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2010 Infineon Technologies AG  
All Rights Reserved.**

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.