

VN920PEP

SINGLE CHANNEL HIGH SIDE SOLID STATE RELAY

TARGET SPECIFICATION

TYPE	R _{DS(on)}	I _{OUT}	V _{CC}
VN920PEP	15m Ω	30 A	36 V

- CMOS COMPATIBLE INPUT
- PROPORTIONAL LOAD CURRENT SENSE
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUTDOWN
- **CURRENT LIMITATION**
- \blacksquare PROTECTION AGAINST LOSS OF GROUND AND LOSS V_{CC}
- VERY LOW STAND-BY POWER DISSIPATION
- REVERSE BATTERY PROTECTION (*)


PowerSSO-24 ORDER CODES PACKAGE TUBE T&R PowerSSO-24 VN920PEP VN920PEP13TR

DESCRIPTION

The VN920PEP is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground. Active V_{CC} pin voltage clamp protects the device against low energy

spikes (see ISO7637 transient compatibility table). Active current limitation combined with thermal shutdown and automatic restart protect the device against overload. The device integrates an analog current sense output which delivers a current proportional to the load current. Device automatically turns off in case of ground pin disconnection.

BLOCK DIAGRAM



(*) See application schematic at page 8


March 2004 - Revision 1.5 (Working document)

This is preliminary information on a new product foreseen to be developed. Details are subject to change without notice.


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	41	V
- V _{CC}	Reverse DC Supply Voltage	- 0.3	V
- I _{GND}	DC Reverse Ground Pin Current	- 200	mA
I _{OUT}	DC Output Current	Internally Limited	A
- I _{OUT}	Reverse DC Output Current	- 40	А
I _{IN}	DC Input Current	+/- 10	mA
V	Current Sense Maximum Voltage	-3	V
V _{CSENSE}		+15	V
	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
.,	- INPUT	4000	V
V_{ESD}	- CURRENT SENSE	2000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
P _{tot}	Power Dissipation T _C ≤25°C	96	W
Tj	Junction Operating Temperature	Internally limited	°C
T _c	Case Operating Temperature	- 40 to 150	°C
T _{STG}	Storage Temperature	- 55 to 150	°C

CONNECTION DIAGRAM (TOP VIEW)



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

Symbol	Parameter		Value	Unit
R _{thj-case}	Thermal Resistance Junction-case	Max	1.3	°C/W
R _{thi-amb}	Thermal Resistance Junction-ambient	Max	60 (*)	°C/W

(*) When mounted on a standard single-sided FR-4 board with 1cm $^{\!2}$ of Cu (at least 35 μm thick).

ELECTRICAL CHARACTERISTICS (8V<V_{CC}<36V; -40°C<T $_j$ <150°C unless otherwise specified) POWER

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{CC}	Operating Supply Voltage		5.5	13	36	V
V _{USD}	Undervoltage Shut-down		3	4	5.5	V
V _{OV}	Overvoltage Shut-down		36			V
	On State Resistance	I _{OUT} =10A; T _j =25°C			15	mΩ
R_{ON}	On State Resistance	I _{OUT} =10A			30	mΩ
		I _{OUT} =3A; V _{CC} =6V			50	mΩ
V _{clamp}	Clamp Voltage	I _{CC} =20mA (See note 1)	41	48	55	V
		Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V		10	25	μА
	Supply Current	Off State; V _{CC} =13V; T _i =25°C; V _{IN} =V _{OUT} =0V		10	20	μΑ
I _S		On State; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0;			5	mA
		R _{SENSE} =3.9KΩ				
I _{L(off1)}	Off State Output Current	V _{IN} =V _{OUT} =V _{SENSE} =0V	0		50	μА
I _{L(off2)}	Off State Output Current	V _{IN} =V _{SENSE} =0V; V _{OUT} =3.5V	-75		0	μА
I _{L(off3)}	Off State Output Current	V _{IN} =V _{OUT} =V _{SENSE} =0V; V _{CC} =13V;T _j =125°C			5	μА
I _{L(off4)}	Off State Output Current	V _{IN} =V _{OUT} =V _{SENSE} =0V; V _{CC} =13V; T _j =25°C			3	μА

SWITCHING (V_{CC}=13V)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t _{d(on)}	Turn-on Delay Time	R_L =1.3 Ω (see figure 2)		50		μs
t _{d(off)}	Turn-off Delay Time	R_L =1.3 Ω (see figure 2)		50		μs
dV _{OUT} /dt _(on)	Turn-on Voltage Slope	R_L =1.3 Ω (see figure 2)		See relative diagram		V/µs
dV _{OUT} /dt _(off)	Turn-off Voltage Slope	R_L =1.3 Ω (see figure 2)		See relative diagram		V/µs

LOGIC INPUT

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{IL}	Input Low Level				1.25	V
I _{IL}	Low Level Input Current	V _{IN} =1.25V	1			μΑ
V _{IH}	Input High Level		3.25			V
I _{IH}	High Level Input Current	V _{IN} =3.25V			10	μΑ
V _{I(hyst)}	Input Hysteresis Voltage		0.5			V
V	Input Clamp Voltage	I _{IN} =1mA	6	6.8	8	V
V _{ICL}	input Ciamp Voltage	I _{IN} =-1mA		-0.7		V

Note 1: $\rm V_{clamp}$ and $\rm V_{OV}$ are correlated. Typical difference is 5V.



ELECTRICAL CHARACTERISTICS (continued)

CURRENT SENSE (9V≤V_{CC}≤16V) (See Fig. 1)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
K ₁	I _{OUT} /I _{SENSE}	I _{OUT} =1A; V _{SENSE} =0.5V; T _i = -40°C150°C	3300	4400	6000	
dK ₁ /K ₁	Current Sense Ratio Drift	I _{OUT} =1A; V _{SENSE} =0.5V; T _i = -40°C+150°C	-10		+10	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} =10A; V _{SENSE} =4V; T _j =-40°C T _j =25°C150°C	4200 4400	4900 4900	6000 5750	
dK ₂ /K ₂	Current Sense Ratio Drift	I _{OUT} =10A; V _{SENSE} =4V; T _j =-40°C+150°C	-8		+8	%
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} =30A; V _{SENSE} =4V; T _j =-40°C T _j =25°C150°C	4200 4400	4900 4900	5500 5250	
dK ₃ /K ₃	Current Sense Ratio Drift	I _{OUT} =30A; V _{SENSE} =4V; T _j =-40°C+150°C	-6		+6	%
I _{SENSEO}	Analog Sense Leakage Current	V _{CC} =616V; I _{OUT} =0A;V _{SENSE} =0V; T _j =-40°C+150°C	0		10	μΑ
V _{SENSE}	Max Analog Sense Output Voltage	V_{CC} =5.5V; I_{OUT} =5A; R_{SENSE} =10KΩ V_{CC} >8V; I_{OUT} =10A; R_{SENSE} =10KΩ	2 4			V V
V _{SENSEH}	Sense Voltage in Overtemperature conditions	V_{CC} =13V; R_{SENSE} =3.9K Ω		5.5		V
overtemperature condition		V _{CC} =13V; Tj>T _{TSD} ; Output Open		400		Ω
t _{DSENSE}	Current sense delay response	to 90% I _{SENSE} (see note 2)			500	μs

PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
T _{TSD}	Shut-down Temperature		150	175	200	°C
T _R	Reset Temperature		135			°C
T _{hyst}	Thermal Hysteresis		7	15		°C
1	DC Short Circuit Current	V _{CC} =13V	30	45	75	Α
^I lim	DC Short Circuit Current	5V <v<sub>CC<36V</v<sub>			75	Α
W	Turn-off Output Clamp	I _{OLIT} =2A; V _{IN} =0V; L=6mH	V 41	V _{CC} -48	V 55	V
V_{demag}	Voltage	I _{OUT} =2A, V _{IN} =0V, L=0IIIII	VCC-41	VCC-40	vCC-22	v
V _{ON}	Output Voltage Drop Limitation	I _{OUT} =1A; T _j =-40°C+150°C		50		mV

VCC - OUTPUT DIODE

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V_{F}	Forward on Voltage	-I _{OUT} =5.5A; T _j =150°C			0.7	V

Note 2: current sense signal delay after positive input slope Note: Sense pin doesn't have to be left floating.







Figure 2: Switching Characteristics (Resistive load R_L =1.3 Ω)



VN920PEP

TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	SENSE
Named approxima	L	L	0
Normal operation	Н	Н	Nominal
Overtemperature	L	L	0
Overtemperature	Н	L	V _{SENSEH}
Undervoltage	L	L	0
Ondervoltage	Н	L	0
Overveltage	L	L	0
Overvoltage	Н	L	0
	L	L	0
Short circuit to GND	Н	L	$(T_j < T_{TSD}) 0$
	Н	L	(T _j >T _{TSD}) V _{SENSEH}
Short aircuit to V	L	Н	0
Short circuit to V _{CC}	Н	Н	< Nominal
Negative output voltage clamp	L	L	0


ELECTRICAL TRANSIENT REQUIREMENTS

ISO T/R 7637/1		TEST LEVELS						
Test Pulse	I	II	III	IV	Delays and Impedance			
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω			
2	+25 V	+50 V	+75 V	+100 V	$0.2~\text{ms}~10~\Omega$			
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω			
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω			
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω			
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2Ω			


ISO T/R 7637/1		TEST LEVE	S RESULTS	
Test Pulse	I	11	III	IV
1	С	С	С	С
2	С	С	С	С
3a	С	С	С	С
3b	С	С	С	С
4	С	С	С	С
5	С	Е	Е	Е

CLASS	CONTENTS
С	All functions of the device are performed as designed after exposure to disturbance.
Е	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 3: Waveforms



APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

<u>Solution 1:</u> Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the $R_{\mbox{\footnotesize{GND}}}$ resistor.

1) $R_{GND} \le 600 \text{mV} / (I_{S(on)max})$.

2) $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC}\!\!<\!\!0$: during reverse battery situations) is:

$$P_{D} = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where I_{S(on)max} becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift $(I_{S(on)max} \ ^*R_{GND})$ in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same $R_{GND}.$

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor $(R_{GND}=1k\Omega)$ should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≃600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT line is also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT pin is to leave it unconnected, while unused SENSE pin has to be connected to Ground pin.

LOAD DUMP PROTECTION

 D_{ld} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$ Calculation example:


For V_{CCpeak} = - 100V and $I_{latchup} \ge 20mA$; $V_{OH\mu C} \ge 4.5V$ $5k\Omega \le R_{prot} \le 65k\Omega$.

Recommended R_{prot} value is $10k\Omega$.

477

PowerSSO-24TM MECHANICAL DATA

Г	1		
DIM.	mm.		
Diw.	MIN.	TYP	MAX.
A	1.9		2.22
A2	1.9		2.15
a1	0		0.07
b	0.34	0.4	0.46
С	0.23		0.32
D	10.2		10.4
E	7.4		7.6
е		0.8	
e3		8.8	
G			0.1
G1			0.06
Н	10.1		10.5
h			0.4
L	0.55		0.85
N			10°
Х	3.9		4.3
Y	6.1		6.5



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics.

All other names are the property of their respective owners

 $\ensuremath{\texttt{©}}$ 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States http://www.st.com

47/