

## ■ FEATURES

- Wide Vcc operation voltage : 2.4~5.5V
- Very low power consumption :

Vcc = 3.0V C-grade: 26mA (@55ns) operating current  
 I-grade: 27mA (@55ns) operating current  
 C-grade: 21mA (@70ns) operating current  
 I-grade: 22mA (@70ns) operating current  
 0.45uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade: 63mA (@55ns) operating current  
 I-grade: 65mA (@55ns) operating current  
 C-grade: 53mA (@70ns) operating current  
 I-grade: 55mA (@70ns) operating current  
 2.0uA (Typ.) CMOS standby current



- High speed access time :
 

-55	55ns
-70	70ns
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation

## ■ PRODUCT FAMILY


PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED ( ns )	POWER DISSIPATION				PKG TYPE	
				STANDBY ( $I_{CCSB1}$ , Max )		Operating ( $I_{CC}$ , Max )			
				Vcc= 3.0V	Vcc= 5.0V	Vcc = 3.0V 70ns	Vcc = 5.0V 70ns		
BS616LV4017DC			55 / 70	5uA	30uA	21mA	53mA	DICE	
BS616LV4017EC	+0°C to +70°C	2.4V ~ 5.5V	55 / 70	10uA	60uA	22mA	55mA	TSOP2-44	
BS616LV4017AC								BGA-48-0608	
BS616LV4017DI								DICE	
BS616LV4017EI	-40°C to +85°C	2.4V ~ 5.5V	55 / 70					TSOP2-44	
BS616LV4017AI								BGA-48-0608	

## ■ PIN CONFIGURATIONS



48-ball CSP - Top View

## ■ BLOCK DIAGRAM



Brilliance Semiconductor, Inc. reserves the right to modify document contents without notice.

## ■ PIN DESCRIPTIONS

Name	Function
<b>A0-A17 Address Input</b>	These 18 address inputs select one of the 262,144 x 16-bit words in the RAM.
<b>CE Chip Enable Input</b>	$\overline{CE}$ is active LOW. Chip enables must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
<b>WE Write Enable Input</b>	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
<b>OE Output Enable Input</b>	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
<b>LB and UB Data Byte Control Input</b>	Lower byte and upper byte data input/output control pins.
<b>DQ0 - DQ15 Data Input/Output Ports</b>	These 16 bi-directional ports are used to read data from or write data into the RAM.
<b>Vcc</b>	Power Supply
<b>Gnd</b>	Ground

## ■ TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	D0-D7	D8-D15	Vcc CURRENT
Not selected (Power Down)	H	X	X	X	X	High Z	High Z	$I_{CCSB}, I_{CCSB1}$
	X	X	X	H	H	High Z	High Z	$I_{CCSB}, I_{CCSB1}$
Output Disabled	L	X	X	H	H	High Z	High Z	$I_{CC}$
	L	H	H	X	X	High Z	High Z	$I_{CC}$
Read	L	H	L	L	L	Dout	Dout	$I_{CC}$
				H	L	High Z	Dout	$I_{CC}$
				L	H	Dout	High Z	$I_{CC}$
Write	L	L	X	L	L	Din	Din	$I_{CC}$
				H	L	X	Din	$I_{CC}$
				L	H	Din	X	$I_{CC}$

**■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +85	°C
TSTG	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 °C to +70 °C	2.4V ~ 5.5V
Industrial	-40 °C to +85 °C	2.4V ~ 5.5V

**■ CAPACITANCE<sup>(1)</sup> (TA = 25°C, f = 1.0 MHz)**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not 100% tested.

**■ DC ELECTRICAL CHARACTERISTICS ( TA = -40 to + 85°C )**

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN. TYP. <sup>(1)</sup> MAX.			UNITS		
VIL	Guaranteed Input Low Voltage <sup>(2)</sup>			Vcc=3.0V	-0.5	--	0.8	V	
				Vcc=5.0V			0.8		
VIH	Guaranteed Input High Voltage <sup>(2)</sup>			Vcc=3.0V	2.0	--	Vcc+0.3	V	
				Vcc=5.0V	2.2				
IIL	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0V to Vcc		--	--	--	1	uA	
ILO	Output Leakage Current	Vcc = Max, $\overline{OE} = V_{IH}$ , or $\overline{OE}_I = V_{IH}$ V <sub>IO</sub> = 0V to Vcc		--	--	--	1	uA	
VOL	Output Low Voltage	Vcc = Max, I <sub>OL</sub> = 2.0mA	Vcc=3.0V	--	--	0.4	V		
			Vcc=5.0V			0.4			
VOH	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1.0mA	Vcc=3.0V	2.4	--	--	V		
			Vcc=5.0V	2.4					
ICC <sup>(5)</sup>	Operating Power Supply Current	$\overline{CE} = V_{IL}, I_{DQ} = 0mA$ , $F = F_{max}^{(3)}$	70ns	Vcc=3.0V	--	--	22	mA	
			70ns	Vcc=5.0V			55		
ICCSB	Standby Current-TTL	$\overline{CE} = V_{IH}, I_{DQ} = 0mA$	Vcc=3.0V	--	--	0.5	mA		
			Vcc=5.0V			1.0			
ICCSB1 <sup>(4)</sup>	Standby Current-CMOS	$\overline{CE} \geq Vcc - 0.2V$ , $V_{IN} \geq Vcc - 0.2V$ or $V_{IN} \leq 0.2V$	Vcc=3.0V	--	0.45	10	uA		
			Vcc=5.0V		2.0	60			

- Typical characteristics are at TA = 25°C.
- These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- $F_{max} = 1/t_{RC}$ .
- IccSB1\_MAX. is 5uA/30uA at Vcc=3.0V/5.0V and TA=70°C.
- Icc\_MAX. is 27mA(@3.0V)/65mA(@5.0V) under 55ns operation.


**■ DATA RETENTION CHARACTERISTICS ( TA = -40 to + 85°C )**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
$V_{DR}$	Vcc for Data Retention	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	1.5	--	--	V
$I_{CCDR}^{(3)}$	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	--	0.3	1.3	uA
$t_{CDR}$	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
$t_R$	Operation Recovery Time		$T_{RC}^{(2)}$	--	--	ns

1.  $V_{CC} = 1.5V$ ,  $T_A = + 25^{\circ}C$

2.  $t_R$  = Read Cycle Time

3.  $I_{CCDR\_MAX}$  is 0.8uA at  $T_A=70^{\circ}C$ .

**■ LOW  $V_{CC}$  DATA RETENTION WAVEFORM (  $\overline{CE}$  Controlled )**


## ■AC TEST CONDITIONS

#### **(Test Load and Input/Output Reference)**

Input Pulse Levels	Vcc / 0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5Vcc
Output Load	$C_L = 30\text{pF} + 1\text{TTL}$ $C_L = 100\text{pF} + 1\text{TTL}$

## ■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
____	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

#### ■ AC ELECTRICAL CHARACTERISTICS ( TA = -40 to +85°C )

READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 70ns (Vcc = 2.7~5.5V)			CYCLE TIME : 55ns (Vcc = 3.0~5.5V)		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
$t_{AVAX}$	$t_{RC}$	Read Cycle Time	70	--	--	55	--	--
$t_{AVQV}$	$t_{AA}$	Address Access Time	--	--	70	--	--	55
$t_{ELQV}$	$t_{ACS}$	Chip Select Access Time	--	--	70	--	--	55
$t_{BA}$	$t_{BA}^{(1)}$	Data Byte Control Access Time	( $\overline{LB}, \overline{UB}$ )	--	--	35	--	30
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Valid	--	--	35	--	--	30
$t_{E1LQX}$	$t_{CLZ}$	Chip Select to Output Low Z	--	10	--	--	10	--
$t_{BE}$	$t_{BE}$	Data Byte Control to Output Low Z	( $\overline{LB}, \overline{UB}$ )	5	--	--	5	--
$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output in Low Z	--	5	--	--	5	--
$t_{EHQZ}$	$t_{CHZ}$	Chip Deselect to Output in High Z	--	--	35	--	--	30
$t_{BDO}$	$t_{BDO}$	Data Byte Control to Output High Z	( $\overline{LB}, \overline{UB}$ )	--	--	35	--	30
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	--	--	30	--	--	25
$t_{AXOX}$	$t_{OH}$	Data Hold from Address Change	--	10	--	--	10	--


---

**NOTE :**


1. t<sub>BA</sub> is 35ns/30ns (@speed=70ns/55ns) with address toggle.; t<sub>BA</sub> is 70ns/55ns (@speed=70ns/55ns) without address toggle.

## ■ SWITCHING WAVEFORMS (READ CYCLE)


### READ CYCLE1 (1,2,4)



### READ CYCLE2 (1,3,4)



### READ CYCLE3 (1,4)



#### NOTES:


1. WE is high in read Cycle.
2. Device is continuously selected when  $\overline{CE} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CE}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. The parameter is guaranteed but not 100% tested.


**■ AC ELECTRICAL CHARACTERISTICS ( TA = -40 to + 85°C )**
**WRITE CYCLE**

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	CYCLE TIME : 70ns (Vcc = 2.7~5.5V) MIN. TYP. MAX.			CYCLE TIME : 55ns (Vcc = 3.0~5.5V) MIN. TYP. MAX.			UNIT
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	70	--	--	55	--	--	ns
$t_{E1LWH}$	$t_{CW}$	Chip Select to End of Write	70	--	--	55	--	--	ns
$t_{AVWL}$	$t_{AS}$	Address Setup Time	0	--	--	0	--	--	ns
$t_{AVWH}$	$t_{AW}$	Address Valid to End of Write	70	--	--	55	--	--	ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	35	--	--	30	--	--	ns
$t_{WHAX}$	$t_{WR}$	Write recovery Time (CE,WE)	0	--	--	0	--	--	ns
$t_{BW}$	$t_{BW}$ (1)	Date Byte Control to End of Write (LB,UB)	30	--	--	25	--	--	ns
$t_{WLQZ}$	$t_{WHZ}$	Write to Output in High Z	--	--	30	--	--	25	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap	30	--	--	25	--	--	ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0	--	--	0	--	--	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	--	--	30	--	--	25	ns
$t_{WHOX}$	$t_{OW}$	End of Write to Output Active	5	--	--	5	--	--	ns

NOTE :


1.  $t_{BW}$  is 30ns/25ns (@speed=70ns/55ns) with address toggle. ;  $t_{BW}$  is 70ns/55ns (@speed=70ns/55ns) without address toggle.

**■ SWITCHING WAVEFORMS (WRITE CYCLE)**
**WRITE CYCLE1 (1)**


**WRITE CYCLE2 (1,6)**

**NOTES:**

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of **CE** and **WE** low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T<sub>WR</sub> is measured from the earlier of **CE** or **WE** going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the **CE** low transition occurs simultaneously with the **WE** low transitions or after the **WE** transition, output remain in a high impedance state.
6. OE is continuously low (**OE = V<sub>IL</sub>**).
7. **D<sub>OUT</sub>** is the same phase of write data of this write cycle.
8. **D<sub>OUT</sub>** is the read data of next address.
9. If **CE** is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. T<sub>CW</sub> is measured from the later of **CE** going low to the end of write.
11. The parameter is guaranteed but not 100% tested.

## ■ ORDERING INFORMATION

**BS616LV4017 X X Z YY**

**SPEED**

55: 55ns

70: 70ns

**PKG MATERIAL**

-: Normal

G: Green

P: Pb free

**GRADE**

C: +0°C ~ +70°C

I: -40°C ~ +85°C

**PACKAGE**

E: TSOP2-44



A: BGA-48-0608

D: DICE



**Note:**


BSI (Brilliance Semiconductor Inc.) assumes no responsibility for the application or use of any product or circuit described herein. BSI does not authorize its products for use as critical components in any application in which the failure of the BSI product may be expected to result in significant injury or death, including life-support systems and critical medical instruments.

## ■ PACKAGE DIMENSIONS




UNIT SYMBOL	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
b	0.012 ~ 0.018	0.30 ~ 0.45
b1	0.012 ~ 0.016	0.30 ~ 0.40
c	0.005 ~ 0.008	0.12 ~ 0.21
c1	0.005 ~ 0.006	0.12 ~ 0.16
D	0.725± 0.004	18.41± 0.10
E	0.400± 0.004	10.16± 0.10
E1	0.463± 0.008	11.76± 0.20
e	0.0315± 0.004	0.80± 0.10
L	0.0197± 0.004	0.50± 0.10
L1	0.0315± 0.004	0.80± 0.10
y	0.004 Max.	0.1 Max.
θ	0° ~ 8°	0° ~ 8°


**SECTION A-A**
**TSOP2-44**

**■ PACKAGE DIMENSIONS (continued)**

**NOTES:**

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

N	D	E	D1	E1
48	8.0	6.0	5.25	3.75


VIEW A

*48 mini-BGA (6 x 8mm)*