## LM2700

600kHz/1.25MHz, 2.5A, Step-up PWM DC/DC Converter

## General Description

The LM2700 is a step-up DC/DC converter with a 3.6A, $80 \mathrm{~m} \Omega$ internal switch and pin selectable operating frequency. With the ability to produce 500 mA at 8 V from a single Lithium Ion battery, the LM2700 is an ideal part for biasing LCD displays. The LM2700 can be operated at switching frequencies of 600 kHz and 1.25 MHz allowing for easy filtering and low noise. An external compensation pin gives the user flexibility in setting frequency compensation, which makes possible the use of small, low ESR ceramic capacitors at the output. The LM2700 features continuous switching at light loads and operates with a switching quiescent current of 2.0 mA at 600 kHz and 3.0 mA at 1.25 MHz . The LM2700 is available in a low profile 14-lead TSSOP package or a 14-lead LLP package.

## Features

■ 3.6A, 0.08 $\Omega$, internal switch

- Operating input voltage range of 2.2 V to 12 V
- Input undervoltage protection
- Adjustable output voltage up to 17.5 V
- $600 \mathrm{kHz} / 1.25 \mathrm{MHz}$ pin selectable frequency operation
- Over temperature protection
- Small 14-Lead TSSOP or LLP package


## Applications

- LCD Bias Supplies
- Handheld Devices
- Portable Applications
- GSM/CDMA Phones
- Digital Cameras


## Typical Application Circuit



600 kHz Operation

|  | Top View |  |  |
| :---: | :---: | :---: | :---: |
| 1 |  |  | 14 |
| 2 |  |  | 13 |
| 3 |  |  | 12 |
| 4 | SHDN | $\mathrm{V}_{\text {IN }}$ | 11 |
| 5 | AGND | NC |  |
|  | PGND | SW | 10 |
| 6 | PGND | SW | 9 |
| 7 |  |  | 8 |
|  |  | SW |  |
|  |  |  | 012304 |
| 14- | ead T | OP or | LLP |

## Ordering Information

| Order Number | Package Type | NSC Package Drawing | Supplied As |
| :---: | :---: | :---: | :---: |
| LM2700MT-ADJ | TSSOP-14 | MTC14 | 94 Units, Rail |
| LM2700MTX-ADJ | TSSOP-14 | MTC14 | 2500 Units, Tape and Reel |
| LM2700LD-ADJ | LLP-14 | LDA14A | 1000 Units, Tape and Reel |
| LM2700LDX-ADJ | LLP-14 | LDA14A | 4500 Units, Tape and Reel |

## Pin Description

| Pin | Name | Function |
| :---: | :---: | :--- |
| 1 | $\mathrm{~V}_{\mathrm{C}}$ | Compensation network connection. Connected to the output of the voltage error amplifier. |
| 2 | FB | Output voltage feedback input. |
| 3 | $\overline{\text { SHDN }}$ | Shutdown control input, active low. |
| 4 | AGND | Analog ground. |
| 5 | PGND | Power ground. PGND pins must be connected together directly at the part. |
| 6 | PGND | Power ground. PGND pins must be connected together directly at the part. |
| 7 | PGND | Power ground. PGND pins must be connected together directly at the part. |
| 8 | SW | Power switch input. Switch connected between SW pins and PGND pins. |
| 9 | SW | Power switch input. Switch connected between SW pins and PGND pins. |
| 10 | SW | Power switch input. Switch connected between SW pins and PGND pins. |
| 11 | NC | Pin not connected internally. |
| 12 | VIN | Analog power input. |
| 13 | FSLCT | Switching frequency select input. $\mathrm{V}_{\text {IN }}=1.25 \mathrm{MHz}$. Ground $=600 \mathrm{kHz}$. |
| 14 | NC | Connect to ground. |



## Detailed Description

The LM2700 utilizes a PWM control scheme to regulate the output voltage over all load conditions. The operation can best be understood referring to the block diagram and Figure 1 of the Operation section. At the start of each cycle, the oscillator sets the driver logic and turns on the NMOS power device conducting current through the inductor, cycle 1 of Figure 1 (a). During this cycle, the voltage at the $\mathrm{V}_{\mathrm{C}}$ pin controls the peak inductor current. The $\mathrm{V}_{\mathrm{C}}$ voltage will increase with larger loads and decrease with smaller. This voltage is compared with the summation of the SW voltage and the ramp compensation. The ramp compensation is used in PWM architectures to eliminate the sub-harmonic oscillations that occur during duty cycles greater than $50 \%$. Once the summation of the ramp compensation and switch voltage equals the $\mathrm{V}_{\mathrm{C}}$ voltage, the PWM comparator resets
the driver logic turning off the NMOS power device. The inductor current then flows through the schottky diode to the load and output capacitor, cycle 2 of Figure 1 (b). The NMOS power device is then set by the oscillator at the end of the period and current flows through the inductor once again. The LM2700 has dedicated protection circuitry running during normal operation to protect the IC. The Thermal Shutdown circuitry turns off the NMOS power device when the die temperature reaches excessive levels. The UVP comparator protects the NMOS power device during supply power startup and shutdown to prevent operation at voltages less than the minimum input voltage. The OVP comparator is used to prevent the output voltage from rising at no loads allowing full PWM operation over all load conditions. The LM2700 also features a shutdown mode decreasing the supply current to $5 \mu \mathrm{~A}$.

Absolute Maximum Ratings (Note 2)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| $V_{\text {IN }}$ | 12 V |
| :--- | ---: |
| SW Voltage | 18 V |
| FB Voltage | 7 V |
| $\mathrm{~V}_{\mathrm{C}}$ Voltage | $0.965 \mathrm{~V} \leq \mathrm{V}_{\mathrm{C}} \leq 1.565 \mathrm{~V}$ |
| SHDN Voltage (Note 1) | 7 V |
| FSLCT (Note 1) | 12 V |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Power Dissipation(Note 3) | Internally Limited |
| Lead Temperature | $300^{\circ} \mathrm{C}$ |
| Vapor Phase (60 sec.) | $215^{\circ} \mathrm{C}$ |

```
            Infrared (15 sec.)
220}\mp@subsup{}{}{\circ}\textrm{C
ESD Susceptibility (Note 4)
    Human Body Model
    2kV
```

Machine Model ..... 200V

## Operating Conditions

Operating Junction
Temperature Range

| (Note 5) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage | 2.2 V to 12 V |
| SW Voltage | 17.5 V |

## Electrical Characteristics

Specifications in standard type face are for $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ and those with boldface type apply over the full Operating Temperature Range ( $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Unless otherwise specified. $\mathrm{V}_{\mathrm{IN}}=2.2 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{L}}=0 \mathrm{~A}$, unless otherwise specified.

| Symbol | Parameter | Conditions | $\begin{aligned} & \text { Min } \\ & (\text { Note 5) } \end{aligned}$ | $\begin{aligned} & \text { Typ } \\ & \text { (Note 6) } \end{aligned}$ | $\begin{aligned} & \text { Max } \\ & \text { (Note 5) } \end{aligned}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\begin{aligned} & \text { FB }=2.2 \mathrm{~V} \text { (Not Switching) } \\ & \text { FSLCT }=0 \mathrm{~V} \end{aligned}$ |  | 1.2 | 2 | mA |
|  |  | $\begin{array}{\|l} \hline \text { FB }=2.2 \mathrm{~V} \text { (Not Switching) } \\ \text { FSLCT }=\mathrm{V}_{\mathrm{IN}} \\ \hline \end{array}$ |  | 1.3 | 2 | mA |
|  |  | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ |  | 5 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{FB}}$ | Feedback Voltage |  | 1.2285 | 1.26 | 1.2915 | V |
| $\mathrm{I}_{\text {CL }}$ (Note 7) | Switch Current Limit | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}$ (Note 8) | 2.55 | 3.6 | 4.3 | A |
| $\% \mathrm{~V}_{\mathrm{FB}} / \Delta \mathrm{V}_{\mathrm{IN}}$ | Feedback Voltage Line Regulation | $2.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 12.0 \mathrm{~V}$ |  | 0.02 | 0.07 | \%/V |
| $\mathrm{I}_{\mathrm{B}}$ | FB Pin Bias Current (Note 9) |  |  | 0.5 | 40 | nA |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range |  | 2.2 |  | 12 | V |
| $\mathrm{gm}_{\mathrm{m}}$ | Error Amp Transconductance | $\Delta \mathrm{l}=5 \mu \mathrm{~A}$ | 40 | 155 | 290 | $\mu \mathrm{mho}$ |
| $\mathrm{A}_{\mathrm{V}}$ | Error Amp Voltage Gain |  |  | 135 |  | V/V |
| $\mathrm{D}_{\text {MAX }}$ | Maximum Duty Cycle | FSLCT = Ground | 78 | 85 |  | \% |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle | FSLCT = Ground |  | 15 |  | \% |
|  |  | FSLCT $=\mathrm{V}_{\text {IN }}$ |  | 30 |  |  |
| $\mathrm{f}_{\mathrm{s}}$ | Switching Frequency | FSLCT = Ground | 480 | 600 | 720 | kHz |
|  |  | FSLCT $=\mathrm{V}_{\text {IN }}$ | 1 | 1.25 | 1.5 | MHz |
| $\overline{I_{\text {SHDN }}}$ | Shutdown Pin Current | $\mathrm{V}^{\text {SHDN }}=\mathrm{V}_{\text {IN }}$ |  | 0.008 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {SHDN }}=0 \mathrm{~V}$ |  | -0.5 | -1 |  |
| $\mathrm{I}_{\mathrm{L}}$ | Switch Leakage Current | $\mathrm{V}_{\text {SW }}=18 \mathrm{~V}$ |  | 0.02 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DSoN }}$ | Switch R ${ }_{\text {DSON }}$ (Note 10) | $\mathrm{V}_{\text {IN }}=2.7 \mathrm{~V}, \mathrm{I}_{\text {SW }}=2 \mathrm{~A}$ |  | 80 | 150 | $\mathrm{m} \Omega$ |
| $\mathrm{Th}_{\text {SHDN }}$ | $\overline{\text { SHDN }}$ Threshold | Output High | 0.9 | 0.6 |  | V |
|  |  | Output Low |  | 0.6 | 0.3 | V |
| UVP | On Threshold |  | 1.95 | 2.05 | 2.2 | V |
|  | Off Threshold |  | 1.85 | 1.95 | 2.1 | V |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Note 11) | TSSOP, package only |  | 150 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | LLP, package only |  | 45 |  |  |

Note 1: This voltage should never exceed $\mathrm{V}_{\mathrm{IN}}$.
Note 2: Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics.

## Electrical Characteristics (Continued)

Note 3: The maximum allowable power dissipation is a function of the maximum junction temperature, $T_{J}(M A X)$, the junction-to-ambient thermal resistance, $\theta_{J A}$, and the ambient temperature, $\mathrm{T}_{\mathrm{A}}$. See the Electrical Characteristics table for the thermal resistance. The maximum allowable power dissipation at any ambient temperature is calculated using: $\mathrm{P}_{\mathrm{D}}(\mathrm{MAX})=\left(\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown.
Note 4: The human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.
Note 5: All limits guaranteed at room temperature (standard typeface) and at temperature extremes (bold typeface). All room temperature limits are $100 \%$ tested or guaranteed through statistical analysis. All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods. All limits are used to calculate Average Outgoing Quality Level (AOQL).
Note 6: Typical numbers are at $25^{\circ} \mathrm{C}$ and represent the most likely norm.
Note 7: Duty cycle affects current limit due to ramp generator.
Note 8: Current limit at 0\% duty cycle. See TYPICAL PERFORMANCE section for Switch Current Limit vs. $\mathrm{V}_{\text {IN }}$
Note 9: Bias current flows into FB pin.
Note 10: Does not include the bond wires. Measured directly at the die.
Note 11: Refer to National's packaging website for more detailed thermal information and mounting techniques for the LLP and TSSOP packages.

## Typical Performance Characteristics



20012326
Efficiency vs. Load Current
$\left(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{f}_{\mathrm{S}}=600 \mathrm{kHz}\right)$



20012325

## Switch Current Limit vs. Temperature



20012320

$I_{Q}$ vs. $V_{I N}$
( 600 kHz , switching)


$I_{Q}$ vs. $V_{\text {IN }}$
( 600 kHz , not switching)

$\mathrm{I}_{\mathrm{Q}}$ vs. $\mathrm{V}_{\mathrm{IN}}$



Frequency vs. $\mathrm{V}_{\text {IN }}$ ( 600 kHz )

$I_{Q}$ vs. $V_{I N}$ (In shutdown)


20012318


FIGURE 1. Simplified Boost Converter Diagram (a) First Cycle of Operation (b) Second Cycle Of Operation

## CONTINUOUS CONDUCTION MODE

The LM2700 is a current-mode, PWM boost regulator. A boost regulator steps the input voltage up to a higher output voltage. In continuous conduction mode (when the inductor current never reaches zero at steady state), the boost regulator operates in two cycles.
In the first cycle of operation, shown in Figure 1 (a), the transistor is closed and the diode is reverse biased. Energy is collected in the inductor and the load current is supplied by $\mathrm{C}_{\text {out. }}$
The second cycle is shown in Figure 1 (b). During this cycle, the transistor is open and the diode is forward biased. The energy stored in the inductor is transferred to the load and output capacitor.
The ratio of these two cycles determines the output voltage. The output voltage is defined approximately as:

$$
V_{\text {OUT }}=\frac{V_{\text {IN }}}{1-D}, D^{\prime}=(1-D)=\frac{V_{\text {IN }}}{V_{\text {OUT }}}
$$

where $D$ is the duty cycle of the switch, $D$ and $D$ will be required for design calculations.

## SETTING THE OUTPUT VOLTAGE

The output voltage is set using the feedback pin and a resistor divider connected to the output as shown in Figure 3. The feedback pin voltage is 1.26 V , so the ratio of the feedback resistors sets the output voltage according to the following equation:

$$
\mathrm{R}_{\mathrm{FB} 1}=\mathrm{R}_{\mathrm{FB} 2} \times \frac{\mathrm{V}_{\mathrm{OUT}}-1.26}{1.26} \Omega
$$

INTRODUCTION TO COMPENSATION

(b)

20012305

FIGURE 2. (a) Inductor current. (b) Diode current.

## Operation (Continued)

The LM2700 is a current mode PWM boost converter. The signal flow of this control scheme has two feedback loops, one that senses switch current and one that senses output voltage.
To keep a current programmed control converter stable above duty cycles of $50 \%$, the inductor must meet certain criteria. The inductor, along with input and output voltage, will determine the slope of the current through the inductor (see Figure $2(\mathrm{a})$ ). If the slope of the inductor current is too great, the circuit will be unstable above duty cycles of $50 \%$. A $4.7 \mu \mathrm{H}$ inductor is recommended for most 600 kHz applications, while a $2.2 \mu \mathrm{H}$ inductor may be used for most 1.25 MHz applications. If the duty cycle is approaching the maximum of $85 \%$, it may be necessary to increase the inductance by as much as 2 X . See Inductor and Diode Selection for more detailed inductor sizing.
The LM2700 provides a compensation pin $\left(\mathrm{V}_{\mathrm{C}}\right)$ to customize the voltage loop feedback. It is recommended that a series combination of $R_{C}$ and $C_{C}$ be used for the compensation network, as shown in Figure 3. For any given application, there exists a unique combination of $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ that will optimize the performance of the LM2700 circuit in terms of its transient response. The series combination of $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$ introduces a pole-zero pair according to the following equations:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{zC}}=\frac{1}{2 \pi \mathrm{R}_{\mathrm{C}} \mathrm{C}_{\mathrm{C}}} \mathrm{~Hz} \\
\mathrm{f}_{\mathrm{PC}}=\frac{1}{2 \pi\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{o}}\right) \mathrm{C}_{\mathrm{C}}} \mathrm{~Hz}
\end{gathered}
$$

where $R_{O}$ is the output impedance of the error amplifier, approximately $850 \mathrm{k} \Omega$. For most applications, performance can be optimized by choosing values within the range $5 \mathrm{k} \Omega \leq$ $R_{C} \leq 20 k \Omega\left(R_{C}\right.$ can be up to $200 \mathrm{k} \Omega$ if $\mathrm{C}_{\mathrm{C} 2}$ is used, see High Output Capacitor ESR Compensation) and 680pF $\leq \mathrm{C}_{\mathrm{C}} \leq$ 4.7nF. Refer to the Applications Information section for recommended values for specific circuits and conditions. Refer to the Compensation section for other design requirement.

## COMPENSATION

This section will present a general design procedure to help insure a stable and operational circuit. The designs in this datasheet are optimized for particular requirements. If different conversions are required, some of the components may need to be changed to ensure stability. Below is a set of general guidelines in designing a stable circuit for continuous conduction operation (loads greater than approximately 100 mA ), in most all cases this will provide for stability during discontinuous operation as well. The power components and their effects will be determined first, then the compensation components will be chosen to produce stability.

## INDUCTOR AND DIODE SELECTION

Although the inductor sizes mentioned earlier are fine for most applications, a more exact value can be calculated. To ensure stability at duty cycles above $50 \%$, the inductor must have some minimum value determined by the minimum input voltage and the maximum output voltage. This equation is:

$$
L>\frac{V_{10} R_{\text {DSON }}}{0.144 \text { fs }}\left[\frac{\left(\frac{D}{D^{\prime}}\right)^{2}-1}{\left(\frac{D}{D^{\prime}}\right)+1}\right] \text { (in } H \text { ) }
$$

where fs is the switching frequency, D is the duty cycle, and $R_{\text {DsoN }}$ is the ON resistance of the internal switch taken from the graph "R $\mathrm{R}_{\mathrm{Dson}}$ vs. $\mathrm{V}_{\text {IN }}$ " in the Typical Performance Characteristics section. This equation is only good for duty cycles greater than $50 \%$ ( $D>0.5$ ), for duty cycles less than $50 \%$ the recommended values may be used. The corresponding inductor current ripple as shown in Figure $2(\mathrm{a})$ is given by:

$$
\Delta i_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}^{\mathrm{D}}} \mathrm{D}}{2 \mathrm{LfS}} \text { (in Amps) }
$$

The inductor ripple current is important for a few reasons. One reason is because the peak switch current will be the average inductor current (input current or $\mathrm{I}_{\text {LOAD }} / \mathrm{D}^{\prime}$ ) plus $\Delta \mathrm{i}_{\mathrm{L}}$. As a side note, discontinuous operation occurs when the inductor current falls to zero during a switching cycle, or $\Delta \mathrm{i}_{\mathrm{L}}$ is greater than the average inductor current. Therefore, continuous conduction mode occurs when $\Delta i_{L}$ is less than the average inductor current. Care must be taken to make sure that the switch will not reach its current limit during normal operation. The inductor must also be sized accordingly. It should have a saturation current rating higher than the peak inductor current expected. The output voltage ripple is also affected by the total ripple current.
The output diode for a boost regulator must be chosen correctly depending on the output voltage and the output current. The typical current waveform for the diode in continuous conduction mode is shown in Figure 2 (b). The diode must be rated for a reverse voltage equal to or greater than the output voltage used. The average current rating must be greater than the maximum load current expected, and the peak current rating must be greater than the peak inductor current. During short circuit testing, or if short circuit conditions are possible in the application, the diode current rating must exceed the switch current limit. Using Schottky diodes with lower forward voltage drop will decrease power dissipation and increase efficiency.

## DC GAIN AND OPEN-LOOP GAIN

Since the control stage of the converter forms a complete feedback loop with the power components, it forms a closedloop system that must be stabilized to avoid positive feedback and instability. A value for open-loop DC gain will be required, from which you can calculate, or place, poles and zeros to determine the crossover frequency and the phase margin. A high phase margin (greater than $45^{\circ}$ ) is desired for the best stability and transient response. For the purpose of stabilizing the LM2700, choosing a crossover point well below where the right half plane zero is located will ensure sufficient phase margin. A discussion of the right half plane zero and checking the crossover using the DC gain will follow.

## INPUT AND OUTPUT CAPACITOR SELECTION

The switching action of a boost regulator causes a triangular voltage waveform at the input. A capacitor is required to reduce the input ripple and noise for proper operation of the regulator. The size used is dependant on the application and board layout. If the regulator will be loaded uniformly, with

## Operation (Continued)

very little load changes, and at lower current outputs, the input capacitor size can often be reduced. The size can also be reduced if the input of the regulator is very close to the source output. The size will generally need to be larger for applications where the regulator is supplying nearly the maximum rated output or if large load steps are expected. A minimum value of $10 \mu \mathrm{~F}$ should be used for the less stressful condtions while a $33 \mu \mathrm{~F}$ or $47 \mu \mathrm{~F}$ capacitor may be required for higher power and dynamic loads. Larger values and/or lower ESR may be needed if the application requires very low ripple on the input source voltage.
The choice of output capacitors is also somewhat arbitrary and depends on the design requirements for output voltage ripple. It is recommended that low ESR (Equivalent Series Resistance, denoted $\mathrm{R}_{\text {ESR }}$ ) capacitors be used such as ceramic, polymer electrolytic, or low ESR tantalum. Higher ESR capacitors may be used but will require more compensation which will be explained later on in the section. The ESR is also important because it determines the peak to peak output voltage ripple according to the approximate equation:

$$
\Delta \mathrm{V}_{\text {OUT }} \cong 2 \Delta \mathrm{i}_{\mathrm{L}} \mathrm{R}_{\text {ESR }} \text { (in Volts) }
$$

A minimum value of $10 \mu \mathrm{~F}$ is recommended and may be increased to a larger value. After choosing the output capacitor you can determine a pole-zero pair introduced into the control loop by the following equations:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{P} 1}=\frac{1}{2 \pi\left(\mathrm{R}_{\mathrm{ESR}}+\mathrm{R}_{\mathrm{L}}\right) \mathrm{C}_{\mathrm{OUT}}} \text { (in } \mathrm{Hz} \text { ) } \\
\mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi R_{\mathrm{ESR}} \mathrm{C}_{\mathrm{OUT}}} \text { (in } \mathrm{Hz} \text { ) }
\end{gathered}
$$

Where $R_{L}$ is the minimum load resistance corresponding to the maximum load current. The zero created by the ESR of the output capacitor is generally very high frequency if the ESR is small. If low ESR capacitors are used it can be neglected. If higher ESR capacitors are used see the High Output Capacitor ESR Compensation section.

## RIGHT HALF PLANE ZERO

A current mode control boost regulator has an inherent right half plane zero (RHP zero). This zero has the effect of a zero in the gain plot, causing an imposed $+20 \mathrm{~dB} /$ decade on the rolloff, but has the effect of a pole in the phase, subtracting another $90^{\circ}$ in the phase plot. This can cause undesirable effects if the control loop is influenced by this zero. To ensure the RHP zero does not cause instability issues, the control loop should be designed to have a bandwidth of less than $1 / 2$ the frequency of the RHP zero. This zero occurs at a frequency of:

$$
\text { RHPzero }=\frac{V_{\text {OUT }}\left(\mathrm{D}^{\prime}\right)^{2}}{2 \pi \mathrm{I}_{\mathrm{LOAD}} \mathrm{~L}}(\text { in } \mathrm{Hz})
$$

where $I_{\text {LOAD }}$ is the maximum load current.

## SELECTING THE COMPENSATION COMPONENTS

The first step in selecting the compensation components $R_{C}$ and $\mathrm{C}_{\mathrm{C}}$ is to set a dominant low frequency pole in the control loop. Simply choose values for $R_{C}$ and $C_{C}$ within the ranges
given in the Introduction to Compensation section to set this pole in the area of 10 Hz to 500 Hz . The frequency of the pole created is determined by the equation:

$$
\mathrm{f}_{\mathrm{PC}}=\frac{1}{2 \pi\left(\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{O}}\right) \mathrm{C}_{\mathrm{C}}}(\text { in } \mathrm{Hz})
$$

where $R_{O}$ is the output impedance of the error amplifier, approximately $850 \mathrm{k} \Omega$. Since $R_{C}$ is generally much less than $\mathrm{R}_{\mathrm{O}}$, it does not have much effect on the above equation and can be neglected until a value is chosen to set the zero $f_{z c}$. $\mathrm{f}_{\mathrm{zc}}$ is created to cancel out the pole created by the output capacitor, $f_{\text {P1 }}$. The output capacitor pole will shift with different load currents as shown by the equation, so setting the zero is not exact. Determine the range of $f_{\mathrm{P} 1}$ over the expected loads and then set the zero $f_{z c}$ to a point approximately in the middle. The frequency of this zero is determined by:

$$
\mathrm{f}_{\mathrm{zc}}=\frac{1}{2 \pi \mathrm{C}_{\mathrm{C}} \mathrm{R}_{\mathrm{c}}} \text { (in } \mathrm{Hz} \text { ) }
$$

Now $R_{C}$ can be chosen with the selected value for $\mathrm{C}_{\mathrm{C}}$. Check to make sure that the pole $f_{\mathrm{PC}}$ is still in the 10 Hz to 500 Hz range, change each value slightly if needed to ensure both component values are in the recommended range. After checking the design at the end of this section, these values can be changed a little more to optimize performance if desired. This is best done in the lab on a bench, checking the load step response with different values until the ringing and overshoot on the output voltage at the edge of the load steps is minimal. This should produce a stable, high performance circuit. For improved transient response, higher values of $R_{C}$ should be chosen. This will improve the overall bandwidth which makes the regulator respond more quickly to transients. If more detail is required, or the most optimal performance is desired, refer to a more in depth discussion of compensating current mode $D C / D C$ switching regulators.

## HIGH OUTPUT CAPACITOR ESR COMPENSATION

When using an output capacitor with a high ESR value, or just to improve the overall phase margin of the control loop, another pole may be introduced to cancel the zero created by the ESR. This is accomplished by adding another capacitor, $\mathrm{C}_{\mathrm{C} 2}$, directly from the compensation pin $\mathrm{V}_{\mathrm{C}}$ to ground, in parallel with the series combination of $\mathrm{R}_{\mathrm{C}}$ and $\mathrm{C}_{\mathrm{C}}$. The pole should be placed at the same frequency as $\mathrm{f}_{\mathrm{z} 1}$, the ESR zero. The equation for this pole follows:

$$
\mathrm{f}_{\mathrm{PC} 2}=\frac{1}{2 \pi \mathrm{C}_{\mathrm{C} 2}\left(\mathrm{R}_{\mathrm{C}} / / \mathrm{R}_{\mathrm{O}}\right)} \text { (in } \mathrm{Hz} \text { ) }
$$

To ensure this equation is valid, and that $\mathrm{C}_{\mathrm{C} 2}$ can be used without negatively impacting the effects of $R_{C}$ and $C_{C}, f_{P C 2}$ must be greater than $10 \mathrm{ff}_{\mathrm{zc}}$.

## CHECKING THE DESIGN

The final step is to check the design. This is to ensure a bandwidth of $1 / 2$ or less of the frequency of the RHP zero. This is done by calculating the open-loop DC gain, $\mathrm{A}_{\mathrm{DC}}$. After this value is known, you can calculate the crossover visually by placing a $-20 \mathrm{~dB} /$ decade slope at each pole, and $\mathrm{a}+20 \mathrm{~dB} /$ decade slope for each zero. The point at which the gain plot crosses unity gain, or 0 dB , is the crossover frequency. If the crossover frequency is less than $1 / 2$ the RHP zero, the phase margin should be high enough for stability. The phase mar-

## Operation

gin can also be improved by adding $\mathrm{C}_{\mathrm{C} 2}$ as discussed earlier in the section. The equation for $A_{D C}$ is given below with additional equations required for the calculation:

$$
\begin{gathered}
A_{D C(D B)}=20 \log _{10}\left\langle\left(\frac{R_{F B 2}}{R_{F B 1}+R_{F B 2}}\right) \frac{g_{m} R_{0} D^{\prime}}{R_{D S O N}}\left\{\left[(\omega c \text { Leff }) / / R_{L}\right] / / R_{L}\right\}\right\rangle \text { (in dB) } \\
\omega c \cong \frac{2 f s}{n D^{\prime}}(\text { in rad } / \mathrm{s}) \\
L \text { Leff }=\frac{L}{\left(D^{\prime}\right)^{2}} \\
n=1+\frac{2 m c}{m 1} \text { (no unit) } \\
m c \cong 0.072 f s \text { (in } V / s) \\
m 1 \cong \frac{V_{I N} R_{D S O N}}{L} \text { (in } V / s \text { ) }
\end{gathered}
$$

where $R_{L}$ is the minimum load resistance, $V_{I N}$ is the minimum input voltage, $g_{m}$ is the error amplifier transconductance found in the Electrical Characteristics table, and $\mathrm{R}_{\mathrm{D}}$ son is the value chosen from the graph " $R_{\text {Dson }}$ vs. $\mathrm{V}_{\mathrm{IN}}$ " in the Typical Performance Characteristics section.

## LAYOUT CONSIDERATIONS

The LM2700 uses two separate ground connections, PGND for the driver and NMOS power device and AGND for the sensitive analog control circuitry. The AGND and PGND pins should be tied directly together at the package. The feedback and compensation networks should be connected directly to a dedicated analog ground plane and this ground plane must connect to the AGND pin. If no analog ground plane is available then the ground connections of the feedback and compensation networks must tie directly to the AGND pin. Connecting these networks to the PGND can inject noise into the system and effect performance.
The input bypass capacitor $\mathrm{C}_{\mathrm{IN}}$, as shown in Figure 3, must be placed close to the IC. This will reduce copper trace resistance which effects input voltage ripple of the IC. For additional input voltage filtering, a 100 nF bypass capacitor can be placed in parallel with $\mathrm{C}_{\text {IN }}$, close to the $\mathrm{V}_{\text {IN }}$ pin, to shunt any high frequency noise to ground. The output capacitor, $\mathrm{C}_{\text {OUT }}$, should also be placed close to the IC. Any copper trace connections for the Cout capacitor can increase the series resistance, which directly effects output voltage ripple. The feedback network, resistors $\mathrm{R}_{\text {FB1 }}$ and $\mathrm{R}_{\text {FB2 }}$, should be kept close to the FB pin, and away from the inductor, to minimize copper trace connections that can inject noise into the system. Trace connections made to the inductor and schottky diode should be minimized to reduce power dissipation and increase overall efficiency. For more detail on switching power supply layout considerations see Application Note AN-1149: Layout Guidelines for Switching Power Supplies.

## Application Information



FIGURE 3. 600 kHz operation, 8 V output


FIGURE 4. 1.25 MHz operation, 8 V output


FIGURE 5.600 kHz operation, 5 V output

## Application Information (Continued)


$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=200 \mathrm{~mA} \rightarrow 700 \mathrm{~mA} \rightarrow 200 \mathrm{~mA}$
CH1: IOUT 0.5A/div DC Coupled
CH2: V OUT 500 mV /div AC Coupled
CH3: Inductor Current 1A/div DC Coupled
$20 \mu \mathrm{~s} / \mathrm{div}$


FIGURE 6. $\mathbf{6 0 0} \mathrm{kHz}$ operation, 12 V output

$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=50 \mathrm{~mA} \rightarrow 350 \mathrm{~mA} \rightarrow 50 \mathrm{~mA}$
CH1: I OUT $0.5 \mathrm{~A} /$ div DC Coupled
CH2: V OUT 500 mV /div AC Coupled
CH3: Inductor Current 1A/div DC Coupled
50 $\mu \mathrm{s} / \mathrm{div}$
Load Transient for Figure 6


FIGURE 7. Triple Output TFT Bias ( 600 kHz operation)

## Application Information (Continued)


$\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$
CH1: $\mathrm{V}_{\mathrm{IN}} 2 \mathrm{~V} /$ div DC Coupled
CH2: V
CH3: Inductor Current 500mA/div DC Coupled
$1 \mathrm{~ms} / \mathrm{div}$
Start Up Waveform for Figure 7

$\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=50 \mathrm{~mA} \rightarrow 375 \mathrm{~mA} \rightarrow 50 \mathrm{~mA}$
CH1: I IOUT 0.2 A/div DC Coupled
CH2: V
CH3: Inductor Current 1A/div DC Coupled
$500 \mu \mathrm{~s} / \mathrm{div}$
Load Transient for Figure 7, 8V Output

Physical Dimensions inches (millimeters)
unless otherwise noted


LLP-14 Pin Package (LDA)
For Ordering, Refer to Ordering Information Table
NS Package Number LDA14A
 DIMENSIONS IN (,) FOR REFERENCE ONLY

MTC14 (Rev D)
TSSOP-14 Pin Package (MTC)
For Ordering, Refer to Ordering Information Table
NS Package Number MTC14

## Notes

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.


National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

