## Ordering Code:

| Order Number | Package Number | Package Description |
| :---: | :---: | :---: |
| DM93L28N | N16E | 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide |

## Logic Symbol



Connection Diagram

$V_{C C}=\operatorname{Pin} 16$

## Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| S | Data Select Input |
| D0, D1 | Data Inputs |
| CP | Clock Pulse Input (Active HIGH) |
|  | Common (Pin 9) |
|  | Separate (Pins 7 and 10) |
| $\overline{M R}$ | Master Reset Input (Active LOW) |
| Q7 | Last Stage Output |
| $\overline{\text { Q7 }}$ | Complementary Output |

## Functional Description

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the $R$ and $S$ input. During the first LOW-toHIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs ( R and S ) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs ( R and S ) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a
logic HIGH signal. Each 8 -bit shift register has a 2 -input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:
Serial data in: $S_{D}=$ SD0 + SD1
An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.
Shift Select Table

| Inputs |  |  | Output |
| :---: | :---: | :---: | :---: |
| S | D0 | D1 | Q7 ( $\left.\mathbf{t}_{\mathbf{n}+\boldsymbol{8}}\right)$ |
| L | L | X | L |
| L | H | X | H |
| H | X | L | L |
| H | X | H | H |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
X = Immaterial
$\mathrm{n}+8=$ Indicates state after eight clock pulse

Logic Diagram


## Absolute Maximum Ratings(Note 1)

| Supply Voltage | 7 V |
| :--- | ---: |
| Input Voltage | 5.5 V |
| Operating Free Air Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameter | Min | Nom | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH Level Input Voltage | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | LOW Level Input Voltage |  |  | 0.7 | V |
| ${ }_{\text {I }}$ | HIGH Level Output Current |  |  | -400 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {OL }}$ | LOW Level Output Current |  |  | 4.8 | mA |
| $\mathrm{T}_{\text {A }}$ | Free Air Operating Temperature | 0 |  | $+7^{\circ}$ | ${ }^{\circ} \mathrm{C}$ |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \hline t_{h}(\mathrm{H}) \\ & t_{h}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW $D_{n}$ to CP | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ |  |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Clock Pulse Width HIGH or LOW | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\mathrm{MR}}$ Pulse Width with CP HIGH | 60 |  |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\overline{M R}}$ Pulse Width with CP LOW | 70 |  |  | ns |

## Electrical Characteristics

| Symbol | Parameter | Conditions |  | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{1}$ | Input Clamp Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{I}}=-10 \mathrm{~mA}$ |  |  | -1.5 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{I}_{\mathrm{OH}}=\operatorname{Max}, \\ & \mathrm{V}_{\mathrm{IL}}=\operatorname{Max}, \mathrm{V}_{\mathrm{IH}}=\operatorname{Min} \end{aligned}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW Level Output Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Min}, \mathrm{I}_{\mathrm{OL}}=\operatorname{Max}, \\ & \mathrm{V}_{\mathrm{IH}}=\mathrm{Min}, \mathrm{~V}_{\mathrm{IL}}=\operatorname{Max} \end{aligned}$ |  |  | 0.3 | V |
| $I$ | Input Current @ Max Input Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 1 | mA |
| $\overline{I_{\mathrm{H}}}$ | HIGH Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{1}=2.4 \mathrm{~V}$ | $\overline{\mathrm{MR}}, \mathrm{Dx}$ |  | 20 | $\mu \mathrm{A}$ |
|  |  |  | CP (7, 10) |  | 30 |  |
|  |  |  | S |  | 40 |  |
|  |  |  | CP Com |  | 60 |  |
| IIL | LOW Level Input Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \mathrm{V}_{\mathrm{I}}=0.3 \mathrm{~V}$ | $\overline{\mathrm{MR}}, \mathrm{Dx}$ |  | -400 | $\mu \mathrm{A}$ |
|  |  |  | CP (7, 10) |  | -600 |  |
|  |  |  | S |  | -800 |  |
|  |  |  | CP Com |  | -1200 |  |
| $\overline{\mathrm{loS}}$ | Short Circuit Output Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\operatorname{Max} \\ & \text { (Note 2) } \end{aligned}$ |  | -2.5 | -25 | mA |
| $\overline{\mathrm{I}} \mathrm{Cc}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$ |  |  | 25.3 | mA |

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

| Switching Characteristics$\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ |  | Units |
|  |  | Min | Max |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Shift Right Frequency | 5.0 |  | MHz |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay $C P$ to $Q_{7}$ or $\bar{Q}_{7}$ |  | $\begin{aligned} & \hline 45 \\ & 80 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $\overline{\mathrm{MR}}$ to $\mathrm{Q}_{7}$ |  | 110 | ns |

Physical Dimensions inches (millimeters) unless otherwise noted
 Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
