


9328/DM9328 Dual 8-Bit Shift Register

General Description

The '9328 is a high speed serial storage element providing 16 bits of storage in the form of two 8-bit registers. The multifunctional capability of this device is provided by several features: 1) additional gating is provided at the input to both shift registers so that the input is easily multiplexed between two sources; 2) the clock of each register may be provided separately or together; 3) both the true and complementary outputs are provided from each 8-bit register, and both registers may be master cleared from a common input.



© 1995 National Semiconductor Corporation TL/F/9793

RRD-B30M115/Printed in U. S. A.

9328/DM9328 Dual 8-Bit Shift Register

June 1989

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	vmbol Parameter		Military		Commercial			Units
Symbol		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	V
I _{OH}	High Level Output Current			-0.4			-0.4	mA
I _{OL}	Low Level Output Current			16			16	mA
Τ _Α	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H) t _s (L)	Setup Time HIGH or LOW D _n to CP	20 20			20 20			ns
t _h (H) t _h (L)	Hold Time HIGH or LOW D _n to CP	0 0			0 0			ns
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	25 25			25 25			ns
t _w (L)	MR Pulse Width with CP HIGH	30			30			ns
t _w (L)	MR Pulse Width with CP LOW	40			40			ns
t _{rec}	Recovery Time MR to CP	33			33			ns

Electrical Characteristics

Over Recommended Operating Free Air Temperature Range (Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Мах	Unite
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -12 \text{ mA}$			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.4	3.4		v
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.2	0.4	v
lı –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$ MR, D _n Inputs			40	
		CP Inputs			60	μA
		S Inputs			80	
		CP (COM) Inputs			120	
IIL	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$ \overline{MR}, D_n Inputs			-1.6	
		CP Inputs			-2.4	mA
		S Inputs			-3.2	
		CP (COM) Input			-4.8	

2

Symbol	Parameter	Cond	itions	Otherwise Noted	Typ (Note 1)	Мах	Units	
los	Short Circuit	V _{CC} = Max MIL (Note 2) COMM	MIL	-20	(,	-70		
	Output Current		COMM	-20		-70	- mA	
Icc	Supply Current	V _{CC} = Max				77	mA	
	ng Characteri DV, T _A = +25°C (See		forms and load	configurations)				
Symbo	1	Parameter		$C_L = 15 \text{ pF}$ $R_L = 400 \Omega$			Units	
				Min	Max			
	f _{max} Maximum Shift Right Frequency							
f _{max}	Maxim	ium Shift Right Frequ	lency	20			MHz	

Functional Description

t_{PHL}

t_{PHL}

The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock input, the transfer path from master to slave is inhibited first, leaving the slave steady in its present state. The data inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal.

CP to Q7 or $\overline{Q}7$

Propagation Delay $\overline{\text{MR}}$ to Q7

Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D0 and D1 are controlled by the data select input (S) following the Boolean expression:

35

50

ns

ns

Serial data in: $S_D = SD0 + SD1$

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.

Shift Select Table


Shint Select Table					
	INPUTS	OUTPUT			
S	D0	D1	Q7 (t _{n + 8})		
L	L	х	L		
L	н	Х	н		
н	Х	L	L		
н	Х	Н	н		


H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial

n + 8 = indicates state after eight clock pulse

3







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications