June 1989


9308/DM9308 Dual 4-Bit Latch

General Description


The 9308 is a dual 4-bit D-type latch designed for general purpose storage applications in digital systems. Each latch contains both an active LOW Master Reset input an active LOW Enable inputs. The 74116 is a pin for pin equivalent of the 9308

Connection Diagram

Dual-In-Line Package



Logic Symbol



 $V_{CC} = Pin 24$ GND = Pin 12

TL/F/10208-1

Order Number 9308DMQB, 9308FMQB or DM9308N See NS Package Number J24A, N24A or W24C

Description
Parallel Latch Inputs AND Enable Inputs (Active LOW) Master Reset Inputs (Active LOW) Parallel Latch Outputs

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

 $\begin{array}{ll} \text{MIL} & -55^{\circ}\text{C to} + 125^{\circ}\text{C} \\ \text{COM} & 0^{\circ}\text{C to} + 70^{\circ}\text{C} \\ \text{Storage Temperature Range} & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \end{array}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Military			Commercial			Units
Oymbol		Min	Nom	Max	Min	Nom	Max	Joints
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.8			0.8	V
Іон	High Level Output Current			-0.8			-0.8	mA
l _{OL}	Low Level Output Current			16			16	mA
T _A	Free Air Operating Temperature	-55		125	0		70	°C
t _s (H)	Setup Time HIGH, D_n to \overline{E}_n	6			10			ns
t _h (H)	Hold Time HIGH, D_n to \overline{E}_n	4			-2.0			ns
t _s (L)	Setup Time LOW, D_n to \overline{E}_n	10			12			ns
t _h (L)	Hold Time LOW, D_n to \overline{E}_n	4			8			ns
t _w (L)	En Pulse Width LOW	18			18			ns
t _w (L)	MR Pulse Width LOW	18			18			ns
t _{rec}	Recovery Time, \overline{MR} to \overline{E}_n	10			8			ns

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$			-1.5	V	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max,$ $V_{IL} = Max, V_{IH} = Min$	2.4			V	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.4	V	
II	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
I _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$			40	μΑ	
I _{IL}	Low Level Input Current	$V_{CC} = Max, V_I = 0.4V$				-1.6	mA
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	MIL	-20		-70	mA
			СОМ	-20		-57	IIIA
I _{CC}	Supply Current	V _{CC} = Max (Note 3)				100	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open and all inputs grounded.

Functional Description


Data can be entered into the latch when both of the enable inputs are LOW. As long as this logic condition exists, the output of the latch will follow the input. If either of the enable inputs goes HIGH, the data present in the latch at that time is held in the latch and is no longer affected by data input. The master reset overrides all other input conditions and forces the outputs of all the latches LOW when a LOW signal is applied to the Master Reset input.

Truth Table

MR	Ē0	Ē1	D	Qn	Operation
Н	L	L	L	L	Data Entry
Н	L	L	Н	Н	Data Entry
Н	L	Н	Х	Qn – 1	Hold
Н	Н	L	Х	Qn – 1	Hold
Н	Н	Н	X	Qn-1	Hold
L	X	Χ	Х	L	Reset

 $\begin{array}{ll} Q_{n-1} = \text{Previous Output State} \\ Q_n = \text{Present Output State} \\ H = \text{HIGH Voltage Level} \\ L = \text{LOW Voltage Level} \\ X = \text{Immaterial} \end{array}$


Logic Diagram




TL/F/10208-3


Switching Characteristics $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 5 for test waveforms and output load.)

Symbol	Parameter	C _L R _L	Units	
		Min	Max	
t _{PLH}	Propagation Delay En to Qn		30 22	ns
t _{PLH}	Propagation Delay Dn to Qn		15 18	ns
t _{PHL}	Propagation Delay MR to Qn		22	ns





Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 93 58
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications