High-Accuracy Ultralow I$_Q$, 1 A, anyCAP® Low Dropout Regulator

ANALOG DEVICES

ADP3338

FEATURES
High Accuracy Over Line and Load: ±0.8% @ 25°C,
  ±1.4% Over Temperature
Ultralow Dropout Voltage: 190 mV (Typ) @ 1 A
Requires Only C$_O$ = 1 μF for Stability
anyCAP = Stable with Any Type of Capacitor
  (Including MLCC)
Current and Thermal Limiting
Low Noise
2.7 V to 8 V Supply Range
–40°C to +85°C Ambient Temperature Range
SOT-223 Package

APPLICATIONS
Notebook, Palmtop Computers
**SCSI Terminators**
Battery-Powered Systems
Bar Code Scanners
Camcorders, Cameras
Home Entertainment Systems
Networking Systems
DSP/ASIC Supply

FUNCTIONAL BLOCK DIAGRAM

Figure 1. Typical Application Circuit

GENERAL DESCRIPTION
The ADP3338 is a member of the ADP33xx family of precision low dropout anyCAP voltage regulators. The ADP3338 operates with an input voltage range of 2.7 V to 8 V and delivers a load current up to 1 A. The ADP3338 stands out from the conventional LDOs with a novel architecture and an enhanced process that enables it to offer performance advantages and higher output current than its competition. Its patented design requires only a 1 μF output capacitor for stability. This device is insensitive to output capacitor Equivalent Series Resistance (ESR), and is stable with any good quality capacitor, including ceramic (MLCC) types for space-restricted applications. The ADP3338 achieves exceptional accuracy of ±0.8% at room temperature and ±1.4% over temperature, line and load variations. The dropout voltage of the ADP3338 is only 190 mV (typical) at 1 A. This device also includes a safety current limit and thermal overload protection. The ADP3338 has ultralow quiescent current 110 μA (typical) in light load situations.

anyCAP is a registered trademark of Analog Devices Inc.

REV. 0

ADP3338–SPECIFICATIONS[1, 2, 3] (V_{IN} = 6.0 V, C_{IN} = C_{OUT} = 1 μF, T_J = –40°C to +125°C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
OUTPUT						
Voltage Accuracy	V_{OUT}	V_{IN} = V_{OUTNOM} + 0.4 V to 8 V I_L = 0.1 mA to 1 A T_J = 25°C	–0.8		+0.8	%
		V_{IN} = V_{OUTNOM} + 0.4 V to 8 V I_L = 0.1 mA to 1 A T_J = –40°C to +125°C	–1.4		+1.4	%
		V_{IN} = V_{OUTNOM} + 0.4 V to 8 V I_L = 50 mA to 1 A T_J = 150 °C	–1.6		+1.6	%
Line Regulation		V_{IN} = V_{OUTNOM} + 0.4 V to 12 V T_J = 25°C		0.04		mV/V
Load Regulation		I_L = 0.1 mA to 1 A T_J = 25°C		0.006		mV/mA
Dropout Voltage	V_{DROP}	V_{OUT} = 98% of V_{OUTNOM}				
		I_L = 1 A		190	400	mV
		I_L = 500 mA		125	200	mV
		I_L = 100 mA		70	150	mV
Peak Load Current	I_{LDPK}	V_{IN} = V_{OUTNOM} + 1 V		1.6		A
Output Noise	V_{NOISE}	f = 10 Hz–100 kHz, C_L = 10 μF I_L = 1 A		95		μV rms
GROUND CURRENT						
In Regulation	I_{GND}	I_L = 1 A		9	30	mA
		I_L = 500 mA		4.5	15	mA
		I_L = 100 mA		0.9	3	mA
		I_L = 0.1 mA		110	190	μA
In Dropout	I_{GND}	V_{IN} = V_{OUTNOM} – 100 mV I_L = 0.1 mA		190	600	μA

NOTES

[1]All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

[2]Application stable with no load.

[3]V_{IN} = 2.7 V for models with V_{OUTNOM} ≤ 2.2 V.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage . . . . –0.3 V to +8.5 V
Power Dissipation . . . . Internally Limited
Operating Ambient Temperature Range . . . . –40°C to +85°C
Operating Junction Temperature Range . . . –40°C to +150°C
θ_{JA} . . . . 62.3°C/W
θ_{JC} . . . . 26.8°C/W
Storage Temperature Range . . . . –65°C to +150°C
Lead Temperature Range (Soldering 10 sec) . . . . 300°C
Vapor Phase (60 sec) . . . . 215°C
Infrared (15 sec) . . . . 220°C

*This is a stress rating only; operation beyond these limits can cause the device to
be permanently damaged. Unless otherwise specified, all voltages are referenced
to GND.

PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Function
1	GND	Ground Pin.
2	OUT	Output of the Regulator. Bypass to ground with a 1 µF or larger capacitor.
3	IN	Regulator Input. Bypass to ground with a 1 µF or larger capacitor.

PIN CONFIGURATION

ORDERING GUIDE

| Model	Output Voltage*	Package Option	Package Description
ADP3338AKC-1.8	1.8 V	KC (SOT-223)	Plastic Surface Mount
ADP3338AKC-2.5	2.5 V	KC (SOT-223)	Plastic Surface Mount
ADP3338AKC-2.85	2.85 V	KC (SOT-223)	Plastic Surface Mount
ADP3338AKC-3.3	3.3 V	KC (SOT-223)	Plastic Surface Mount
ADP3338AKC-5	5 V	KC (SOT-223)	Plastic Surface Mount

*Contact the factory for other voltage options.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3338 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.


WARNING!
ESD SENSITIVE DEVICE

# ADP3338–Typical Performance Characteristics (T_A = 25°C unless otherwise noted.)

TPC 1. Line Regulation Output Voltage vs. Supply Voltage

TPC 2. Output Voltage vs. Load Current

TPC 3. Ground Current vs. Supply Voltage


TPC 4. Ground Current vs. Load Current

TPC 5. Output Voltage Variation % vs. Junction Temperature

TPC 6. Ground Current vs. Junction Temperature


TPC 7. Dropout Voltage vs. Load Current

TPC 8. Power-Up/Power-Down

TPC 9. Line Transient Response

–4–

REV. 0

TPC 10. Line Transient Response


TPC 11. Load Transient Response


TPC 12. Load Transient Response

TPC 13. Short-Circuit Current

TPC 14. Power Supply Ripple Rejection

TPC 15. RMS Noise vs. C_L (10 Hz–100 kHz)

TPC 16. Output Noise Density

REV. 0   –5–

ADP3338

THEORY OF OPERATION

The new anyCAP LDO ADP3338 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2 which is varied to provide the available output voltage option. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.


Figure 2. Functional Block Diagram

A very high-gain error amplifier is used to control this loop. The amplifier is constructed in such a way that equilibrium produces a large, temperature-proportional input, "offset voltage" that is repeatable and very well controlled. The temperature-proportional offset voltage is combined with the complementary diode voltage to form a "virtual bandgap" voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the trade-off of noise sources that leads to a low noise design.

The R1, R2 divider is chosen in the same ratio as the bandgap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values can be chosen to produce a temperature-stable output. This unique arrangement specifically corrects for the loading of the divider, thus avoiding the error resulting from base current loading in conventional circuits.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole-splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place very strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3338 anyCAP LDO, this is no longer true. It can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. This innovative design allows the circuit to be stable with just a small 1 µF capacitor on the output. Additional advantages of the pole-splitting scheme include superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. An impressive ±1.4% accuracy is guaranteed over line, load, and temperature.

Additional features of the circuit include current limit and thermal shutdown.

Figure 3. Typical Application Circuit

APPLICATION INFORMATION
CAPACITOR SELECTION
Output Capacitor

The stability and transient response of the LDO is a function of the output capacitor. The ADP3338 is stable with a wide range of capacitor values, types, and ESR (anyCAP). A capacitor as low as 1 µF is all that is needed for stability. A higher capacitance may be necessary if high output current surges are anticipated or if the output capacitor cannot be located near the output and ground pins. The ADP3338 is stable with extremely low ESR capacitors (ESR ≈ 0), such as Multilayer Ceramic Capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types fall below the minimum over temperature or with dc voltage.

Input Capacitor

An input bypass capacitor is not strictly required but it is recommended in any application involving long input wires or high source impedance. Connecting a 1 µF capacitor from the input to ground reduces the circuit's sensitivity to PC board layout and input transients. If a larger output capacitor is necessary, a larger value input capacitor is also recommended.

OUTPUT CURRENT LIMIT

The ADP3338 is short-circuit protected by limiting the pass transistor's base drive current. The maximum output current is limited to about 2 A. See TPC 13.

THERMAL OVERLOAD PROTECTION

The ADP3338 is protected against damage due to excessive power dissipation by its thermal overload protection circuit. Thermal protection limits the die temperature to a maximum of 160°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where the die temperature starts to rise above 160°C, the output current will be reduced until the die temperature has dropped to a safe level.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, the device's power dissipation should be externally limited so that the junction temperature will not exceed 150°C.

CALCULATING POWER DISSIPATION

Device power dissipation is calculated as follows:

$$P_D = (V_{IN} - V_{OUT}) \times I_{LOAD} + (V_{IN}) \times I_{GND}$$

Where I_{LOAD} and I_{GND} are load current and ground current, V_{IN} and V_{OUT} are the input and output voltages respectively.

Assuming worst-case operating conditions are I_{LOAD} = 1.0 A, I_{GND} = 10 mA, V_{IN} = 3.3 V and V_{OUT} = 2.5 V, the device power dissipation is:

$$P_D = (3.3\,V - 2.5\,V)\,1000\,mA + (3.3\,V)\,10\,mA = 833\,mW$$

So, for a junction temperature of 125°C and a maximum ambient temperature of 85°C, the required thermal resistance from junction to ambient is:

$$\theta_{JA} = \frac{125°C - 85°C}{0.833\,W} = 48°C/W$$

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

The SOT-223's thermal resistance, θ_{JA}, is determined by the sum of the junction-to-case and the case-to-ambient thermal resistances. The junction-to-case thermal resistance, θ_{JC}, is determined by the package design and specified at 26.8°C/W. However, the case-to-ambient thermal resistance is determined by the printed circuit board design.

As shown in Figures 4a–c, the amount of copper the ADP3338 is mounted to affects the thermal performance. When mounted to 2 oz. copper with just the minimal pads, Figure 4a, the θ_{JA} is 126.6°C/W. By adding a small copper pad under the ADP3338, Figure 4b, reduces the θ_{JA} to 102.9°C/W. Increasing the copper pad to 1 square inch, Figure 4c, reduces the θ_{JA} even further to 52.8°C/W.


Figure 4. PCB Layouts

Use the following general guidelines when designing printed circuit boards:

1. Keep the output capacitor as close to the output and ground pins as possible.

2. Keep the input capacitor as close to the input and ground pins as possible.

3. PC board traces with larger cross sectional areas will remove more heat from the ADP3338. For optimum heat transfer, specify thick copper and use wide traces.

4. The thermal resistance can be decreased by adding a copper pad under the ADP3338 as shown in Figure 4b.

5. If possible, utilize the adjacent area to add more copper around the ADP3338. Connecting the copper area to the output of the ADP3338, as shown in Figure 4c, is best but will improve thermal performance even if it is connected to other signals.

6. Use additional copper layers or planes to reduce the thermal resistance. Again, connecting the other layers to the output of the ADP3338 is best, but not necessary. When connecting the output pad to other layers use multiple vias.

ADP3338

3-Lead Surface Mount
KC (SOT-223)

–8–

REV. 0