Fixed 3.3 V, 5 V, 12 V and Adjustable High Frequency Switching Regulator

## FEATURES

Operates at Supply Voltages from 2 V to 30 V
Works in Step-Up or Step-Down Mode
Very Few External Components Required
High Frequency Operation Up to 400 kHz
Low Battery Detector on Chip
User Adjustable Current Limit
Fixed and Adjustable Output Voltage
8-Pin DIP and SO-8 Package
Small Inductors and Capacitors

## APPLICATIONS

Notebook, Palmtop Computers
Cellular Telephones
Hard Disk Drives
Portable Instruments
Pagers

## GENERAL DESCRIPTION

The ADP3000 is a versatile step-up/step-down switching regulator that operates from an input supply voltage of 2 V to 12 V in step-up mode and up to 30 V in step-down mode.
The ADP3000 operates in Pulse Frequency Mode (PFM) and consumes only $500 \mu \mathrm{~A}$, making it highly suitable for applications that require low quiescent current.
The ADP3000 can deliver an output current of 100 mA at 3 V from a 5 V input in step-down configuration and 180 mA at 3.3 V from a 2 V input in step-up configuration.

The auxiliary gain amplifier can be used as a low battery detector, linear regulator undervoltage lockout or error amplifier.
The ADP3000 operates at 400 kHz switching frequency. This allows the use of small external components (inductors and capacitors), making the device very suitable for space constrained designs.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1. Typical Application


Figure 2. Step-Down Mode Operation

REV. 0

[^0]| Parameter | Conditions | Symbol | ADP3000 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| INPUT VOLTAGE | Step-Up Mode Step-Down Mode | $\mathrm{V}_{\text {IN }}$ | 2.0 |  | $\begin{aligned} & 12.6 \\ & 30.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| SHUTDOWN QUIESCENT CURRENT | $\mathrm{V}_{\mathrm{FB}}>1.43 \mathrm{~V} ; \mathrm{V}_{\text {SENSE }}>1.1 \times \mathrm{V}_{\text {OUT }}$ | $\mathrm{I}_{\mathrm{Q}}$ |  | 500 |  | $\mu \mathrm{A}$ |
| COMPARATOR TRIP POINT VOLTAGE | ADP3000 ${ }^{1}$ |  | 1.20 | 1.245 | 1.30 | V |
| OUTPUT SENSE VOLTAGE | ADP3000-3.3 ${ }^{2}$ ADP3000-5 ${ }^{2}$ ADP3000-12 ${ }^{2}$ | $\mathrm{V}_{\text {OUT }}$ | $\begin{aligned} & 3.135 \\ & 4.75 \\ & 11.40 \end{aligned}$ | $\begin{aligned} & 3.3 \\ & 5.00 \\ & 12.00 \end{aligned}$ | $\begin{aligned} & 3.465 \\ & 5.25 \\ & 12.60 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| COMPARATOR HYSTERESIS | ADP3000 |  |  | 8 | 12.5 | mV |
| OUTPUT HYSTERESIS | ADP3000-3.3 ADP3000-5 ADP3000-12 |  |  | $\begin{aligned} & 32 \\ & 32 \\ & 75 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & 120 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| OSCILLATOR FREQUENCY |  | $\mathrm{f}_{\mathrm{OSC}}$ | 350 | 400 | 450 | kHz |
| DUTY CYCLE | $\mathrm{V}_{\mathrm{FB}}>\mathrm{V}_{\text {REF }}$ | D | 65 | 80 |  | \% |
| SWITCH ON TIME | $\mathrm{I}_{\text {LIM }}$ Tied to $\mathrm{V}_{\mathrm{IN}}, \mathrm{V}_{\mathrm{FB}}=0$ | $\mathrm{t}_{\mathrm{ON}}$ | 1.5 | 2 | 2.55 | $\mu \mathrm{s}$ |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{IN}}=3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=650 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{IN}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=1 \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{SW}}=650 \mathrm{~mA} \end{aligned}$ | $\mathrm{V}_{\text {SAT }}$ |  | $\begin{aligned} & 0.5 \\ & 0.8 \\ & 1.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.75 \\ & 1.1 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| FEEDBACK PIN BIAS CURRENT | ADP3000 $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{FB}}$ |  | 160 | 330 | nA |
| SET PIN BIAS CURRENT | $\mathrm{V}_{\text {SET }}=\mathrm{V}_{\text {REF }}$ | $\mathrm{I}_{\text {SET }}$ |  | 200 | 400 | nA |
| GAIN BLOCK OUTPUT LOW | $\begin{aligned} & \mathrm{I}_{\mathrm{SINK}}=300 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{SET}}=1.00 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ |  | 0.15 | 0.4 | V |
| REFERENCE LINE REGULATION | $\begin{aligned} & 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 30 \mathrm{~V} \\ & 2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5 \mathrm{~V} \end{aligned}$ |  |  | $\begin{aligned} & 0.02 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 0.15 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \% / V \\ & \% / V \end{aligned}$ |
| GAIN BLOCK GAIN | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega^{3}$ | $\mathrm{A}_{\mathrm{V}}$ | 1000 | 6000 |  | V/V |
| GAIN BLOCK CURRENT SINK | $\mathrm{V}_{\text {SET }} \leq 1 \mathrm{~V}$ | $\mathrm{I}_{\text {SINK }}$ |  | 300 |  | $\mu \mathrm{A}$ |
| CURRENT LIMIT | $220 \Omega$ from $\mathrm{I}_{\text {LIM }}$ to $\mathrm{V}_{\text {IN }}$ | $\mathrm{I}_{\text {LIM }}$ |  | 400 |  | mA |
| CURRENT LIMIT TEMPERATURE COEFFICIENT |  |  |  | -0.3 |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| SWITCH OFF LEAKAGE CURRENT | Measured at SW1 Pin $\mathrm{V}_{\mathrm{SW} 1}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | 10 | $\mu \mathrm{A}$ |
| MAXIMUM EXCURSION BELOW GND | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{I}_{\mathrm{SW} 1} \leq 10 \mu \mathrm{~A}, \text { Switch Off } \end{aligned}$ |  |  | -400 | -350 | mV |

## NOTES

${ }^{1}$ This specification guarantees that both the high and low trip point of the comparator fall within the 1.20 V to 1.30 V range.
${ }^{2}$ The output voltage waveform will exhibit a sawtooth shape due to the comparator hysteresis. The output voltage on the fixed output versions will always be within the specified range.
${ }^{3} 100 \mathrm{k} \Omega$ resistor connected between a 5 V source and the AO pin.
*All limits at temperature extremes are guaranteed via correlation using standard statistical methods.
Specifications subject to change without notice.

## PIN DESCRIPTIONS

| Mnemonic | Function |
| :--- | :--- |
| $\mathrm{I}_{\text {LIM }}$ | For normal conditions this pin is connected to <br> $\mathrm{V}_{\text {IN. }}$.When lower current is required, a resistor <br> should be connected between I IIM and $\mathrm{V}_{\text {IN. }}$ <br> Limiting the switch current to 400 mA is <br> achieved by connecting a $220 \Omega$ resistor. <br> Input Voltage. <br> Collector of power transistor. For step-down <br> configuration, connect to $\mathrm{V}_{\text {IN. }}$ For step-up <br> configuration, connect to an inductor/diode. <br> Emitter of power transistor. For step-down <br> configuration, connect to inductor/diode. |
| SW2 | For step-up configuration, connect to ground. <br> Do not allow this pin to go more than a diode <br> drop below ground. <br> Ground. |
| GND | Auxiliary Gain (GB) output. The open col- <br> lector can sink 300 $\mu A$. It can be left open <br> if not used. |
| SET | SET Gain amplifier input. The amplifiers <br> positive input is connected to SET pin and its <br> negative input is connected to 1.245 V. It can <br> be left open if not used. |
| FB/SENSE | On the ADP3000 (adjustable) version, this pin <br> is connected to the comparator input. On the <br> ADP3000-3.3, ADP3000-5 and ADP3000-12, <br> the pin goes directly to the internal resistor <br> divider that sets the output voltage. |


| ABSOLUTE MAXIMUM RATINGS |  |
| :---: | :---: |
| Input Supply Voltage, Step-Up Mode | 15 V |
| Input Supply Voltage, Step-Down Mode | 36 V |
| SW1 Pin Voltage | 50 V |
| SW2 Pin Voltage | -0.5 V to $\mathrm{V}_{\text {IN }}$ |
| Feedback Pin Voltage (ADP3000) | . 5.5 V |
| Switch Current | 1.5 A |
| Maximum Power Dissipation | 500 mW |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $+300^{\circ} \mathrm{C}$ |
| Thermal Impedance |  |
| SO-8 | $170^{\circ} \mathrm{C} / \mathrm{W}$ |
| N-8 | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

## PIN CONFIGURATIONS

8-Lead Plastic DIP ( $\mathrm{N}-8$ )


8-Lead SOIC
(SO-8)


## ORDERING GUIDE

| Model | Output <br> Voltage | Package <br> Option |
| :--- | :--- | :--- |
| ADP3000AN-3.3 | 3.3 V | $\mathrm{~N}-8$ |
| ADP3000AR-3.3 | 3.3 V | SO-8 |
| ADP3000AN-5 | 5 V | $\mathrm{~N}-8$ |
| ADP3000AR-5 | 5 V | SO-8 |
| ADP3000AN-12 | 12 V | $\mathrm{~N}-8$ |
| ADP3000AR-12 | 12 V | SO-8 |
| ADP3000AN | Adjustable | N-8 |
| ADP3000AR | Adjustable | SO-8 |

$\mathrm{N}=$ plastic DIP, SO = small outline package.


Figure 3b. Functional Block Diagram for Fixed Version

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3000 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## ADP3000-Typical Characteristics



Figure 4. Switch ON Voltage vs. Switch Current in Step-Up Mode


Figure 7. Oscillator Frequency vs. Input Voltage


Figure 8c. Maximum Switch Current vs. $R_{\text {LIM }}$ in Step-Up Mode (3 V)


Figure 5. Saturation Voltage vs. Switch Current in Step-Down Mode


Figure 8a. Maximum Switch Current vs. $R_{\text {LIM }}$ in Step-Down Mode (5 V)


Figure 9. Oscillator Frequency vs. Temperature


Figure 6. Quiescent Current vs. Input Voltage


Figure 8b. Maximum Switch Current vs. $R_{\text {LIM }}$ in Step-Down Mode (12 V)


Figure 10. Switch ON Time vs. Temperature


Figure 11. Duty Cycle vs. Temperature


Figure 14. Feedback Bias Current vs. Temperature


Figure 12. Saturation Voltage vs. Temperature in Step-Up Mode


Figure 15. Quiescent Current vs. Temperature


Figure 13. Switch ON Voltage vs. Temperature in Step-Down Mode


Figure 16. Set Pin Bias Current vs. Temperature

## ADP3000

## THEORY OF OPERATION

The ADP3000 is a versatile, high frequency, switch mode power supply (SMPS) controller. The regulated output voltage can be greater than the input voltage (boost or step-up mode) or less than the input (buck or step-down mode). This device uses a gated oscillator technique to provide high performance with low quiescent current.
A functional block diagram of the ADP3000 is shown in Figure 3a. The internal 1.245 V reference is connected to one input of the comparator, while the other input is externally connected (via the FB pin) to a resistor divider connected to the regulated output. When the voltage at the FB pin falls below 1.245 V , the 400 kHz oscillator turns on. A driver amplifier provides base drive to the internal power switch and the switching action raises the output voltage. When the voltage at the FB pin exceeds 1.245 V , the oscillator is shut off. While the oscillator is off, the ADP3000 quiescent current is only $500 \mu \mathrm{~A}$. The comparator's hysteresis ensures loop stability without requiring external components for frequency compensation.
The maximum current in the internal power switch can be set by connecting a resistor between $\mathrm{V}_{\text {IN }}$ and the $\mathrm{I}_{\text {LIM }}$ pin. When the maximum current is exceeded, the switch is turned OFF. The current limit circuitry has a time delay of about $0.3 \mu \mathrm{~s}$. If an external resistor is not used, connect $\mathrm{I}_{\text {LIM }}$ to $\mathrm{V}_{\text {IN }}$. This yields the maximum feasible current limit. Further information on $\mathrm{I}_{\text {LIM }}$ is included in the "Applications" section of this data sheet. The ADP3000 internal oscillator provides typically 1.7 $\mu \mathrm{s} \mathrm{ON}$ and $0.8 \mu \mathrm{~s}$ OFF times.
An uncommitted gain block on the ADP3000 can be connected as a low battery detector. The inverting input of the gain block is internally connected to the 1.245 V reference. The noninverting input is available at the SET pin. A resistor divider, connected between $\mathrm{V}_{\text {IN }}$ and GND with the junction connected to the SET pin, causes the AO output to go LOW when the low battery set point is exceeded. The AO output is an open collector NPN transistor that can sink in excess of $300 \mu \mathrm{~A}$.
The ADP3000 provides external connections for both the collector and emitter of its internal power switch, which permits both step-up and step-down modes of operation. For the stepup mode, the emitter (Pin SW2) is connected to GND and the collector (Pin SW1) drives the inductor. For step-down mode, the emitter drives the inductor while the collector is connected to $\mathrm{V}_{\mathrm{IN}}$.
The output voltage of the ADP3000 is set with two external resistors. Three fixed voltage models are also available: ADP3000-3.3 (+3.3 V), ADP3000-5 (+5 V) and ADP3000-12 ( +12 V ). The fixed voltage models include laser-trimmed voltage-setting resistors on the chip. On the fixed voltage models of the ADP3000, simply connect the feedback pin (Pin 8) directly to the output voltage.

## APPLICATIONS INFORMATION <br> COMPONENT SELECTION

## Inductor Selection

For most applications the inductor used with the ADP3000 will fall in the range between $4.7 \mu \mathrm{H}$ to $33 \mu \mathrm{H}$. Table I shows recommended inductors and their vendors.

When selecting an inductor, it is very important to make sure that the inductor used with the ADP3000 is able to handle a current that is higher than the ADP3000's current limit without saturation.
As a rule of thumb, powdered iron cores saturate softly, whereas Ferrite cores saturate abruptly. Rod or "open" drum core geometry inductors saturate gradually. Inductors that saturate gradually are easier to use. Even though rod or drum core inductors are attractive in both price and physical size, these types of inductors must be handled with care because they have high magnetic radiation. Toroid or "closed" core geometry should be used when minimizing EMI is critical.
In addition, inductor dc resistance causes power loss. It is best to use low dc resistance inductors so that power loss in the inductor is kept to the minimum. Typically, it is best to use an inductor with a dc resistance lower than $0.2 \Omega$.

Table I. Recommended Inductors

| Vendor | Series | Core Type | Phone Numbers |
| :--- | :--- | :--- | :--- |
| Coiltronics | OCTAPAC | Toroid | $(407)$ 241-7876 |
| Coiltronics | UNIPAC | Open | $(407) 241-7876$ |
| Sumida | CD43, CD54 | Open | $(847) 956-0666$ |
| Sumida | CDRH62, CDRH73, | Semi-Closed | (847) 956-0666 |
|  | CDRH64 | Geometry |  |

## Capacitor Selection

For most applications, the capacitor used with the ADP3000 will fall in the range between $33 \mu \mathrm{~F}$ to $220 \mu \mathrm{~F}$. Table II shows recommended capacitors and their vendors.
For input and output capacitors, use low ESR type capacitors for best efficiency and lowest ripple. Recommended capacitors include AVX TPS series, Sprague 595D series, Panasonic HFQ series and Sanyo OS-CON series.
When selecting a capacitor, it is important to make sure the maximum capacitor ripple current rms rating is higher than the ADP3000's rms switching current.
It is best to protect the input capacitor from high turn-on current charging surges by derating the capacitor voltage by $2: 1$. For very low input or output voltage ripple requirements, Sanyo OS-CON series capacitors can be used since this type of capacitor has very low ESR. Alternatively, two or more tantalum capacitors can be used in parallel.

Table II. Recommended Capacitors

| Vendor | Series | Type | Phone Numbers |
| :--- | :--- | :--- | :--- |
| AVX | TPS | Surface Mount | (803) 448-9411 |
| Sanyo | OS-CON | Through-Hole | (619) 661-6835 |
| Sprague | 595D | Surface Mount | (603) 224-1961 |
| Panasonic | HFQ | Through-Hole | (201) 348-5200 |

## DIODE SELECTION

The ADP3000's high switching speed demands the use of Schottky diodes. Suitable choices include the 1N5817, 1N5818, 1N5819, MBRS120LT3 and MBR0520LT1. Do not use fast recovery diodes because their high forward drop lowers efficiency. Neither general-purpose diodes nor small signal diodes should be used.

## PROGRAMMING THE SWITCHING CURRENT LIMIT OF THE POWER SWITCH

The ADP3000's $\mathrm{R}_{\text {LIM }}$ pin permits the cycle by cycle switch current limit to be programmed with a single external resistor. This feature offers major advantages which ultimately decrease the component cost and P.C.B. real estate. First, it allows the ADP3000 to use low value, low saturation current and physically small inductors. Additionally, it allows the ADP3000 to use a physically small surface mount tantalum capacitor with a typical ESR of $0.1 \Omega$ to achieve an output ripple as low as 40 mV to 80 mV , as well as low input ripple.
As a rule of thumb, the current limit is usually set to approximately 3 to 5 times the full load current for boost applications and about 1.5-3 times of the full load current in buck applications.
The internal structure of the $\mathrm{I}_{\text {LIM }}$ circuit is shown in Figure 17. Q1 is the ADP3000's internal power switch, which is paralleled by sense transistor Q 2 . The relative sizes of Q1 and Q2 are scaled so that IQ2 is $0.5 \%$ of IQ1. Current flows to Q2 through both an internal $80 \Omega$ resistor and the $\mathrm{R}_{\text {LIM }}$ resistor. The voltage on these two resistors biases the base-emitter junction of the oscillator-disable transistor, Q3. When the voltage across R1 and $\mathrm{R}_{\mathrm{LIM}}$ exceeds $0.6 \mathrm{~V}, \mathrm{Q} 3$ turns on and terminates the output pulse. If only the $80 \Omega$ internal resistor is used (i.e. the $\mathrm{I}_{\text {LIM }}$ pin is connected directly to $\mathrm{V}_{\mathrm{IN}}$ ), the maximum switch current will be 1.5 A . Figure 8 a gives values for lower current-limit values.


Figure 17. ADP3000 Current Limit Operation

The delay through the current limiting circuit is approximately $0.3 \mu \mathrm{~s}$. If the switch ON time is reduced to less than $1.7 \mu \mathrm{~s}$, accuracy of the current trip-point is reduced. Attempting to program a switch ON time of $0.3 \mu \mathrm{~s}$ or less will produce spurious responses in the switch ON time. However, the ADP3000 will still provide a properly regulated output voltage.

## PROGRAMMING THE GAIN BLOCK

The gain block of the ADP3000 can be used as a low battery detector, error amplifier or linear post regulator. The gain block consists of an op amp with PNP inputs and an open-collector NPN output. The inverting input is internally connected to the ADP3000's 1.245 V reference, while the noninverting input is available at the SET pin. The NPN output transistor will sink in excess of $300 \mu \mathrm{~A}$.
Figure 18 shows the gain block configured as a low battery monitor. Resistors R1 and R2 should be set to high values to reduce quiescent current, but not so high that bias current in the SET input causes large errors. A value of $33 \mathrm{k} \Omega$ for R 2 is a good compromise. The value for R1 is then calculated from the formula:

$$
R 1=\frac{V_{\text {LOBATT }}-1.245 \mathrm{~V}}{\frac{1.245 \mathrm{~V}}{R 2}}
$$

where $\mathrm{V}_{\text {Lobatt }}$ is the desired low battery trip point. Since the gain block output is an open-collector NPN, a pull-up resistor should be connected to the positive logic power supply.


Figure 18. Setting the Low Battery Detector Trip Point

## ADP3000

The circuit of Figure 18 may produce multiple pulses when approaching the trip point due to noise coupled into the SET input. To prevent multiple interrupts to the digital logic, hysteresis can be added to the circuit (Figure 18). Resistor $\mathrm{R}_{\mathrm{HYS}}$, with a value of $1 \mathrm{M} \Omega$ to $10 \mathrm{M} \Omega$, provides the hysteresis. The addition of $\mathrm{R}_{\mathrm{HYS}}$ will change the trip point slightly, so the new value for R1 will be:

$$
R 1=\frac{V_{\text {LOBATT }}-1.245 V}{\left(\frac{1.245 V}{R 2}\right)-\left(\frac{V_{L}-1.245 V}{R_{L}+R_{H Y S}}\right)}
$$

where $V_{L}$ is the logic power supply voltage, $R_{L}$ is the pull-up resistor, and $\mathrm{R}_{\text {HYS }}$ creates the hysteresis.

## POWER TRANSISTOR PROTECTION DIODE IN STEPDOWN CONFIGURATION

When operating the ADP3000 in the step-down mode, the output voltage is impressed across the internal power switch's emitter-base junction when the switch is off. In order to protect the switch, a Schottky diode must be placed in a series with SW2 when the output voltage is set to higher than 6 V. Figure 19 shows the proper way to place the protection diode, D2. The selection of this diode is identical to the step-down commuting diode (see Diode Selection section for information).


Figure 19. Step-Down Model $V_{\text {OUT }}>6.0$ V

## THERMAL CONSIDERATIONS

Power dissipation internal to the ADP3000 can be approximated with the following equations.
Step-Up

$$
P_{D}=\left[I_{S W}{ }^{2} R+\frac{V_{I N} I_{S W}}{\beta}\right] D\left[1-\frac{V_{I N}}{V_{O}}\right]\left[\frac{4 I_{O}}{I_{S W}}\right]+\left[I_{Q}\right]\left[V_{I N}\right]
$$

where: $\mathrm{I}_{\mathrm{SW}}$ is $\mathrm{I}_{\text {LIMIT }}$ in the case of current limit programmed externally, or maximum inductor current in the case of current limit not programmed externally.

```
R=1\Omega(Typical R ( 
D=0.75 (Typical Duty Ratio for a Single Switching
Cycle).
V}=\mathrm{ Output Voltage.
I
VIN}=\mathrm{ Input Voltage.
IQ}=500\mu\textrm{A}\mathrm{ (Typical Shutdown Quiescent Current).
\beta=30(Typical Forced Beta)
```


## Step-Down

$$
P_{D}=\left[I_{S W} V_{C E S A T}\left(1+\frac{1}{\beta}\right)\right]\left[\frac{V_{O}}{V_{I N}-V_{C E(S A T)}}\right]\left[\frac{2 I_{O}}{I_{S W}}\right]+\left[I_{Q}\right]\left[V_{I N}\right]
$$

where: $\mathrm{I}_{\text {Sw }}$ is $\mathrm{I}_{\text {LIMIT }}$ in the case of current limit is programmed externally or maximum inductor current in the case of current limit is not programmed eternally.
$V_{C E(S A T)}=$ Check this value by applying $\mathrm{I}_{\text {Sw }}$ to Figure 8 b . 1.2 V is typical value.
$D=0.75$ (Typical Duty Ratio for a Single Switching Cycle).
$V_{O}=$ Output Voltage.
$I_{O}=$ Output Current.
$V_{I N}=$ Input Voltage.
$I_{Q}=500 \mu \mathrm{~A}$ (Typical Shutdown Quiescent Current).
$\beta=30$ (Typical Forced Beta).
The temperature rise can be calculated from:

$$
\Delta T=P_{D} \times \theta_{\nexists A}
$$

where:
$\Delta T=$ Temperature Rise.
$P_{D}=$ Device Power Dissipation.
$\theta_{\nrightarrow A}=$ Thermal Resistance (Junction-to-Ambient).
As example, consider a boost converter with the following specifications:
$\mathrm{V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=180 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=3.3 \mathrm{~V}$.
$\mathrm{I}_{\mathrm{sW}}=0.8 \mathrm{~A}$ (Externally Programmed).
With Step-Up Power Dissipation Equation:

$$
\begin{aligned}
& P_{D}=\left[0.8^{2} \times 1+\frac{(2)(0.8)}{30}\right][0.75]\left[1-\frac{2}{3.3}\right]\left[\frac{(4) 0.18}{0.8}\right]+[500 E-6][2] \\
& =185 \mathrm{~mW}
\end{aligned}
$$

Using the SO-8 Package: $\Delta \mathrm{T}=185 \mathrm{~mW}\left(170^{\circ} \mathrm{C} / \mathrm{W}\right)=31.5^{\circ} \mathrm{C}$. Using the N-8 Package: $\Delta \mathrm{T}=185 \mathrm{~mW}\left(120^{\circ} \mathrm{C} / \mathrm{W}\right)=22.2^{\circ} \mathrm{C}$.
At a $70^{\circ} \mathrm{C}$ ambient, die temperature would be $101.45^{\circ} \mathrm{C}$ for SO-8 package and $92.2^{\circ} \mathrm{C}$ for $\mathrm{N}-8$ package. These junction temperatures are well below the maximum recommended junction temperature of $125^{\circ} \mathrm{C}$.
Finally, the die temperature can be decreased up to $20 \%$ by using a large metal ground plate as ground pickup for the ADP3000.

## Typical Application Circuits



Figure 20. 2 V to $3.3 \mathrm{~V} / 180 \mathrm{~mA}$ Step-Up Converter


Figure 21. 2 V to $5 \mathrm{~V} / 100 \mathrm{~mA}$ Step-Up Converter


Figure 22. 2.7 V to 5 V/150 mA Step-Up Converter


Figure 23. 4.5 V to $12 \mathrm{~V} / 50 \mathrm{~mA}$ Step-Up Converter


Figure 24. 5 V to 3 V/100 mA Step-Down Converter


Figure 25. 10 V to $5 \mathrm{~V} / 250 \mathrm{~mA}$ Step-Down Converter


Figure 26. 5 V to $-5 \mathrm{~V} / 100 \mathrm{~mA}$ Inverter


Figure 27. 1 Cell LI-ION to $3 \mathrm{~V} / 200 \mathrm{~mA}$ Converter with Shutdown at $V_{I N} \leq 2.5 \mathrm{~V}$


Figure 28. Typical Efficiency of the Circuit of Figure 27

## OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



[^0]:    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

