

# NCP1395A/B

## High Performance Resonant Mode Controller

The NCP1395A/B offers everything needed to build a reliable and rugged resonant mode power supply. Its unique architecture includes a 1.0 MHz Voltage Controller Oscillator whose control mode brings flexibility when an ORing function is a necessity, e.g. in multiple feedback paths implementations. Protections featuring various reaction times, e.g. immediate shutdown or timer-based event, brown-out, broken optocoupler detection etc., contribute to a safer converter design, without engendering additional circuitry complexity. An adjustable deadtime also helps lowering the shoot-through current contribution as the switching frequency increases.

Finally, an onboard operational transconductance amplifier allows for various configurations, including constant output current working mode or traditional voltage regulation.

### Features

- High Frequency Operation from 50 kHz up to 1.0 MHz
- Selectable Minimum Switching Frequency with  $\pm 3\%$  Accuracy
- Adjustable Deadtime from 150 ns to 1.0  $\mu$ s
- Startup Sequence via an Adjustable Soft-Start
- Brown-Out Protection for a Simpler PFC Association
- Latched Input for Severe Fault Conditions, e.g. Overtemperature or OVP
- Timer-Based Input with Auto-Recovery Operation for Delayed Event Reaction
- Enable Input for Immediate Event Reaction or Simple ON/OFF Control
- Operational Transconductance Amplifier (OTA) for Multiple Feedback Loops
- V<sub>CC</sub> Operation up to 20 V
- Low Startup Current of 300  $\mu$ A Max
- Common Collector Optocoupler Connection
- Internal Temperature Shutdown
- B Version Features 10 V V<sub>CC</sub> Startup Threshold for Auxiliary Supply Usage
- Easy No-Load Operation and Low Standby Power Due to Programmable Skip-Cycle
- These are Pb-Free Devices\*

### Typical Applications


- LCD/Plasma TV Converters
- High Power Ac-DC Adapters for Notebooks
- Industrial and Medical Power Sources
- Offline Battery Chargers





**ON Semiconductor®**

<http://onsemi.com>


### MARKING DIAGRAMS



**PDIP-16**  
**P SUFFIX**  
**CASE 648**




**SO-16**  
**D SUFFIX**  
**CASE 751B**



x = A or B  
A = Assembly Location  
WL = Wafer Lot  
YY, Y = Year  
WW = Work Week  
G = Pb-Free Package

### PIN CONNECTIONS



(Top View)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 25 of this data sheet.

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# NCP1395A/B




Figure 1. Typical Application Example

## NCP1395A/B

### PIN FUNCTION DESCRIPTION

Pin No.	Symbol	Function	Description
1	Fmin	Timing Resistor	Connecting a resistor to this pin, sets the minimum oscillator frequency reached for VFB is below 1.3 V.
2	Fmax	Frequency Clamp	A resistor sets the maximum frequency excursion.
3	DT	Deadtime	A simple resistor adjusts the deadtime length.
4	Css	Soft-Start	Select the soft-start duration.
5	FB	Feedback	Applying a voltage above 1.3 V on this pin increases the oscillation frequency up to Fmax.
6	Ctimer	Timer Duration	Sets the timer duration in presence of a fault.
7	BO	Brown-Out	Detects low input voltage conditions. When brought above V <sub>latch</sub> , it fully latches off the controller.
8	Agnd	Analog Ground	–
9	Pgnd	Power Ground	–
10	A	Low Side Output	Drives the low side power MOSFET.
11	B	High Side Output	Drives the upper side power MOSFET.
12	Vcc	Supplies the Controller	–
13	Fast Fault	Quick Fault Detection	Fast shutdown pin, stops all pulses when brought high. Please look in the description for more details about the fast-fault sequence.
14	Slow Fault	Slow Fault Detection	When asserted, the timer starts to countdown and shuts down the controller at the end of its time duration.
15	OUT	OPAMP Output	Internal transconductance amplifier.
16	NINV	OPAMP Noninverting	Non-inverting pin of the OPAMP.

# NCP1395A/B




Figure 2. Internal Circuit Architecture

# NCP1395A/B

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage, Pin 12	$V_{CC}$	20	V
Transient Current Injected into $V_{CC}$ when Internal Zener is Activated – Pulse Width < 10 ms	–	10	mA
Power Supply Voltage, All Pins (Except Pins 10 and 11)	–	–0.3 to 10	V
Thermal Resistance, Junction–to–Air, PDIP Version	$R_{\theta JA}$	TBD	°C/W
Thermal Resistance, Junction–to–Air, SOIC Version	$R_{\theta JA}$	TBD	°C/W
Storage Temperature Range	–	–60 to +150	°C
ESD Capability, HBM Model (All Pins Except $V_{CC}$ and HV)	–	2	kV
ESD Capability, Machine Model	–	200	V

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device series contains ESD protection and exceeds the following tests:
  - Human Body Model 2000 V per Mil–Std–883, Method 3015
  - Machine Model Method 200 V.
2. This device contains latch–up protection and exceeds 100 mA per JEDEC Standard JESD78.

# NCP1395A/B

**ELECTRICAL CHARACTERISTICS** (For typical values  $T_j = 25^\circ\text{C}$ , for min/max values  $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ , Max  $T_j = 150^\circ\text{C}$ ,  $V_{CC} = 11\text{ V}$ , unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Typ	Max	Unit
<b>SUPPLY SECTION</b>						
Turn-On Threshold Level, $V_{CC}$ Going Up – A Version	12	$V_{CC_{ON}}$	12.3	13.3	14.3	V
Turn-On Threshold Level, $V_{CC}$ Going Up – B Version	12	$V_{CC_{ON}}$	9.3	10.3	11.3	V
Minimum Operating Voltage after Turn-On	12	$V_{CC_{(min)}}$	8.3	9.3	10.3	V
Minimum Hysteresis between $V_{CC_{ON}}$ and $V_{CC_{(min)}}$ – A Version	12	$V_{hysteA}$	–	3.0	–	V
Minimum Hysteresis between $V_{CC_{ON}}$ and $V_{CC_{(min)}}$ – B Version	12	$V_{hysteB}$	–	1.0	–	V
Startup Current, $V_{CC} < V_{CC_{ON}}$	12	$I_{startup}$	–	–	300	$\mu\text{A}$
$V_{CC}$ Level at which the Internal Logic gets Reset	12	$V_{CC_{reset}}$	–	5.9	–	V
Internal IC Consumption, No Output Load on Pins 11/12, $F_{sw} = 300\text{ kHz}$	12	$ICC1$	–	1.6	–	$\text{mA}$
Internal IC consumption, 100 pF output load on pin 11 / 12, $F_{sw} = 300\text{ kHz}$	12	$ICC2$	–	2.3	–	$\text{mA}$
Consumption in fault mode (All drivers disabled, $V_{cc} > V_{CC_{(min)}}$ )	12	$ICC3$	–	1.3	–	$\text{mA}$

## VOLTAGE CONTROL OSCILLATOR (VCO)

Minimum Switching Frequency, $R_t = 120\text{ k}\Omega$ on Pin 1, $V_{pin 5} = 0\text{ V}$ , $DT = 300\text{ ns}$	1	Fsw min	48.5	50	51.5	$\text{kHz}$
Maximum Switching Frequency, $R_{fmax} = 22\text{ k}\Omega$ on Pin 2, $V_{pin 5} > 6.0\text{ V}$ , $DT = 300\text{ ns}$ – $T_j = 25^\circ\text{C}$ (Note 3)	2	Fsw max	0.9	1.0	1.11	$\text{MHz}$
Feedback Pin Swing above which $\Delta f = 0$	5	FBSW	–	6.0	–	V
VCO $V_{CC}$ Rejection, $\Delta V_{CC} = 1.0\text{ V}$ , in Percentage of Fsw	–	PSRR	–	0.2	–	$\%/V$
Operating Duty Cycle	11–10	DC	48	50	52	$\%$
Reference Voltage for all Current Generations (Fosc, DT)	1, 3	VREF	1.86	2.0	2.14	V
Delay before any Driver Restart in Fault Mode	–	Tdel	–	20	–	$\mu\text{s}$

## FEEDBACK SECTION

Internal Pulldown Resistor	5	Rfb	–	20	–	$\text{k}\Omega$
OTA Internal Offset Voltage	16	VREF_FB	2.325	2.5	2.675	V
Voltage on Pin 5 below which the FB Level has no VCO Action	5	Vfb_off	–	1.3	–	V
Voltage on Pin 5 below which the Controller Considers a Fault	5	Vfb_fault	–	0.6	–	V
Input Bias Current	16	IBias	–	–	100	$\text{nA}$
DC Transconductance Gain	15	OTAG	–	250	–	$\mu\text{S}$
Gain Product Bandwidth, $R_{load} = 5.0\text{ k}\Omega$	15	GBW	–	1.0	–	$\text{MHz}$

## DRIVE OUTPUT

Output Voltage Rise Time @ $CL = 100\text{ pF}$ , 10–90% of Output Signal	11–10	$T_r$	–	20	–	$\text{ns}$
Output Voltage Fall-Time @ $CL = 100\text{ pF}$ , 10–90% of Output Signal	11–10	$T_f$	–	20	–	$\text{ns}$
Source Resistance	11–10	$R_{OH}$	20	60	120	$\Omega$
Sink Resistance	11–10	$R_{OL}$	30	60	130	$\Omega$
Deadtime with $R_{DT} = 127\text{ k}\Omega$ from Pin 3 to GND	3	$T_{dead}$	270	300	390	$\text{ns}$
Maximum Deadtime with $R_{DT} = 540\text{ k}\Omega$ from Pin 3 to GND	3	$T_{dead-max}$	–	1.0	–	$\mu\text{s}$
Minimum Deadtime, $R_{DT} = 30\text{ k}\Omega$ from Pin 3 to GND	3	$T_{dead-min}$	–	150	–	$\text{ns}$

3. Room temperature only, please look at characterization data for evolution versus junction temperature.

# NCP1395A/B

**ELECTRICAL CHARACTERISTICS (continued)** (For typical values  $T_j = 25^\circ\text{C}$ , for min/max values  $T_j = 0^\circ\text{C}$  to  $+125^\circ\text{C}$ , Max  $T_j = 150^\circ\text{C}$ ,  $V_{CC} = 11\text{ V}$ , unless otherwise noted.)

Characteristic	Pin	Symbol	Min	Typ	Max	Unit
<b>TIMERS</b>						
Timer Charge Current	6	I <sub>timer</sub>	–	150	–	μA
Timer Duration with a 1.0 μF Capacitor and a 1.0 MΩ Resistor	6	T <sub>–timer</sub>	–	25	–	ms
Timer Recurrence in Permanent Fault, Same Values as Above	6	T <sub>–timerR</sub>	–	1.4	–	s
Voltage at which Pin 6 Stops Output Pulses	6	V <sub>timerON</sub>	3.7	4.1	4.5	V
Voltage at which Pin 6 Restarts Output Pulses	6	V <sub>timerOFF</sub>	0.9	1.0	1.1	V
Soft–Start Ending Voltage, $V_{FB} = 1.0\text{ V}$	4	V <sub>SS</sub>	–	2.0	–	V
Soft–Start Charge Current	4	I <sub>SS</sub>	75 Note 5	95	115	μA
Soft–Start Duration with a 220 nF Capacitor (Note 4)	4	T <sub>–SS</sub>	–	5.0	–	ms
<b>PROTECTION</b>						
Reference Voltage for Fast Input	13	V <sub>refFaultF</sub>	1.0	1.05	1.1	V
Reference Voltage for Slow Input	14	V <sub>refFaultS</sub>	0.98	1.03	1.08	V
Hysteresis for Fast Input	13	H <sub>ysteFaultF</sub>	–	50	–	mV
Hysteresis for Slow Input	14	H <sub>ysteFaultS</sub>	–	40	–	mV
Propagation Delay for Fast Fault Input Drive Shutdown	13	T <sub>pFault</sub>	–	70	120	ns
Brown–Out Input Bias Current	7	I <sub>BObias</sub>	–	0.02	–	μA
Brown–Out Level	7	V <sub>BO</sub>	0.98	1.03	1.08	V
Hysteresis Current, $V_{pin 7} > V_{BO}$ – A Version	7	I <sub>BO_A</sub>	23	28	33	μA
Hysteresis Current, $V_{pin 7} > V_{BO}$ – B Version	7	I <sub>BO_B</sub>	70	83	96	μA
Latching Voltage	7	V <sub>latch</sub>	3.7	4.1	4.5	V
Temperature Shutdown	–	T <sub>SD</sub>	140	–	–	°C
Hysteresis	–	T <sub>SDhyste</sub>	–	40	–	°C

4. The A version does not activate soft–start when the fast–fault is released, this is for skip cycle implementation. The B version does activate the soft–start upon release of the fast–fault input.

5. Minimum current occurs at  $T_j = 0^\circ\text{C}$ .

# NCP1395A/B

## TYPICAL CHARACTERISTICS – A VERSION




Figure 3. VCCon A




Figure 4. VCCmin




Figure 5. Fsw min




Figure 6. Fsw max




Figure 8. Pulldown Resistor (RFB)




Figure 7. Reference (Vref\_FB)



# NCP1395A/B

## TYPICAL CHARACTERISTICS – A VERSION




Figure 9. Source Resistance (ROH)




Figure 10. Sink Resistance (ROL)




Figure 11. T\_dead\_min A




Figure 12. T\_dead\_A




Figure 14. T\_dead\_max A




Figure 13. Fast Fault (VrefFault FF)

# NCP1395A/B

## TYPICAL CHARACTERISTICS – A VERSION




Figure 15. Brown-Out Reference (VBO)




Figure 16. Brown-Out Hysteresis Current (IBO)




Figure 17. Latch Level (Vlatch)

# NCP1395A/B

## TYPICAL CHARACTERISTICS – B VERSION




Figure 18. VCCon B




Figure 19. VCCmin




Figure 20. Fsw min




Figure 21. Fsw max




Figure 23. Pulldown Resistor (RFB)




Figure 22. Reference (Vref\_FB)

# NCP1395A/B

## TYPICAL CHARACTERISTICS – B VERSION




Figure 24. Source Resistance (ROH)




Figure 25. Sink Resistance (ROL)




Figure 26. T<sub>dead\_min</sub> B




Figure 27. T<sub>dead\_B</sub>




Figure 29. T<sub>dead\_max</sub> B




Figure 28. Fast Fault (V<sub>refFault</sub> FF)

# NCP1395A/B

## TYPICAL CHARACTERISTICS – B VERSION




Figure 30. Brown-Out Reference (VBO)




Figure 31. Brown-Out Hysteresis Current (IBO)




Figure 32. Latch Level (Vlatch)

## APPLICATION INFORMATION

The NCP1395A/B includes all necessary features to help build a rugged and safe switch-mode power supply featuring an extremely low standby power. The below bullets detail the benefits brought by implementing the NCP1395A/B controller:

- **Wide Frequency Range:** A high-speed Voltage Control Oscillator allows an output frequency excursion from 50 kHz up to 1.0 MHz on A and B outputs.
- **Adjustable Deadtime:** Due to a single resistor wired to ground, the user has the ability to include some deadtime, helping to fight cross-conduction between the upper and the lower transistor.
- **Adjustable Soft-Start:** Every time the controller starts to operate (power on), the switching frequency is pushed to the programmed maximum value and slowly moves down toward the minimum frequency, until the feedback loop closes. The soft-start sequence is activated in the following cases: a) normal startup b) back to operation from an off state: during hiccup faulty mode, brown-out or temperature shutdown (TSD). In the NCP1395A, the soft-start is not activated back to operation from the fast fault input, unless the feedback pin voltage reaches 0.6 V. To the opposite, in the B version, the soft-start is always activated back from the fast fault input whatever the feedback level is.
- **Adjustable Minimum and Maximum Frequency Excursion:** In resonant applications, it is important to stay away from the resonating peak to keep operating the converter in the right region. Due to a single external resistor, the designer can program its lowest frequency point, obtained in lack of feedback voltage (during the startup sequence or in short-circuit conditions). Internally trimmed capacitors offer a  $\pm 3\%$  precision on the selection of the minimum switching frequency. The adjustable upper stop being less precise to  $\pm 15\%$ .
- **Low Startup Current:** When directly powered from the high-voltage DC rail, the device only requires 300  $\mu\text{A}$  to startup. In case of an auxiliary supply, the B version offers a lower startup threshold to cope with a 12 V dc rail.
- **Brown-Out Detection:** To avoid operation from a low input voltage, it is interesting to prevent the controller from switching if the high-voltage rail is not within the right boundaries. Also, when teamed with a PFC front-end circuitry, the brown-out detection can ensure a clean startup sequence with soft-start, ensuring that the PFC is stabilized before energizing the resonant tank. The A version features a 28  $\mu\text{A}$  hysteresis current for the lowest consumption and the B version slightly increases this current to 83  $\mu\text{A}$  in order to improve the noise immunity.
- **Adjustable Fault Timer Duration:** When a fault is detected on the slow fault input or when the FB path is broken, a timer starts to charge an external capacitor. If the fault is removed, the timer opens the charging path and nothing happens. When the timer reaches its selected duration (via a capacitor on pin 6), all pulses are stopped. The controller now waits for the discharge via an external resistor of pin 6 capacitor to issue a new clean startup sequence with soft-start.
- **Cumulative Fault Events:** In the NCP1395A/B, the timer capacitor is not reset when the fault disappears. It actually integrates the information and cumulates the occurrences. A resistor placed in parallel with the capacitor will offer a simple way to adjust the discharge rate and thus the auto-recovery retry rate.
- **Fast and Slow Fault Detection:** In some application, subject to heavy load transients, it is interesting to give a certain time to the fault circuit, before activating the protection. On the other hand, some critical faults cannot accept any delay before a corrective action is taken. For this reason, the NCP1395A/B includes a fast fault and a slow fault input. Upon assertion, the fast fault immediately stops all pulses and stays in the position as long as the driving signal is high. When released low (the fault has gone), the controller has several choices: in the A version, pulses are back to a level imposed by the feedback pin without soft-start, but in the B version, pulses are back through a regular soft-start sequence.
- **Skip Cycle Possibility:** The absence of soft-start on the NCP1395A fast fault input offers an easy way to implement skip cycle when power saving features are necessary. A simple resistive connection from the feedback pin to the fast fault input, and skip can be implemented.
- **Onboard Transconductance Op Amp:** A transconductance amplifier is used to implement various options, like monitoring the output current and maintaining it constant.
- **Broken Feedback Loop Detection:** Upon startup or any time during operation, if the FB signal is missing, the timer starts to charge a capacitor. If the loop is really broken, the FB level does not grow up before the timer ends counting. The controller then stops all pulses and waits that the timer pin voltage collapses to 1.0 V typically before a new attempt to restart, via the soft-start. If the optocoupler is permanently broken, a hiccup takes place.

• **Finally, Two Circuit Versions, A and B:** The A and B versions differ because of the following changes:

1. The startup thresholds are different, the A starts to pulse for  $V_{CC} = 12.8\text{ V}$  whereas the B pulses for  $V_{CC} = 10\text{ V}$ . The turn off levels are the same, however. The A is recommended for consumer products where the designer can use an external startup resistor, whereas the B is

more recommended for industrial/medical applications where a 12 V auxiliary supply directly powers the chip.

2. The A version does not activate the soft-start upon release of the fast fault input. This is to let the designer implement skip cycle. To the opposite, the B version goes back to operation upon the fast fault pin release via a soft-start sequence.

**Voltage-Controlled Oscillator**

The VCO section features a high-speed circuitry allowing an internal operation from 100 kHz up to 2.0 MHz. However, as a division by two internally creates the two Q and Qbar outputs, the final effective signal on

output A and B switches between 50 kHz and 1.0 MHz. The VCO is configured in such a way that if the feedback pin goes up, the switching frequency also goes up. Figure 33 shows the architecture of this oscillator.




Figure 33. Simplified VCO Architecture

The designer needs to program the maximum switching frequency and the minimum switching frequency. In LLC configurations, for circuits working above the resonant frequency, a high precision is required on the minimum frequency, hence the  $\pm 3\%$  specification. This minimum switching frequency is actually reached when no feedback closes the loop. It can happen during the startup sequence, a strong output transient loading or in a short-circuit condition. By installing a resistor from pin 1 to AGND, the minimum frequency is set. Using the same philosophy, wiring a resistor from pin 2 to AGND will set the maximum frequency excursion. To improve the circuit protection features, we have purposely created a dead zone, where the feedback loop has no action. This is typically below 1.3 V. Figure 34 details the arrangement where the *internal* voltage (that drives the VCO) varies between 0 and 3.6 V. However, to create this swing, the feedback pin (to which the optocoupler emitter connects), will need to swing typically between 1.3 V and 6.0 V.




Figure 34. The OPAMP arrangement limits the VCO internal modulation signal between 0 and 5.0 V.

This technique allows us to detect a fault on the converter in case the FB pin cannot rise above 1.3 V (to actually close the loop) in less than a duration imposed by the programmable timer. Please refer to the fault section for detailed operation of this mode.

As shown in Figure 34, the *internal* dynamics of the VCO control voltage will be constrained between 0 V and 3.6 V, whereas the feedback loop will drive pin 5 (FB) between 1.3 V and 6.0 V. If we take the external excursion numbers, 1.3 V = 50 kHz, 6.0 V = 1.0 MHz, then the VCO slope will then be  $\frac{1 \text{ Meg} - 50 \text{ k}}{4.7} = 202 \text{ kHz/V}$ .

Figures 35 and 36 portray the frequency evolution depending on the feedback pin voltage level in a different frequency clamp combination.




Figure 35. Maximal default excursion,  $R_t = 120 \text{ k}\Omega$  on pin 1 and  $R_{fmax} = 35 \text{ k}\Omega$  on pin 2.




Figure 36. Here a different minimum frequency was programmed as well as a different maximum frequency excursion.

Please note that the previous small signal VCO slope has now been reduced to  $300 \text{ k}/5.0 = 62.5 \text{ kHz/V}$ . This offers a mean to magnify the feedback excursion on systems where the load range does not generate a wide switching frequency excursion. Due to this option, we will see how it becomes possible to observe the feedback level and implement skip cycle at light loads. It is important to note that the frequency evolution does not have a real linear relationship with the feedback voltage. This is due to the deadtime presence which stays constant as the switching period changes.



The selection of the three setting resistors (Fmax, Fmin and deadtime) requires the usage of the selection charts displayed below:




Figure 37. Maximum switching frequency resistor selection depending on the adopted minimum switching frequency.




Figure 38. Minimum Switching Frequency Resistor Selection




Figure 39. Dead-Time Resistor Selection

### ORing Capability

If for a particular reason, there is a need for having a frequency variation linked to an event appearance (instead of abruptly stopping pulses), then the FB pin lends itself very well to the addition of other sweeping loops. Several diodes can easily be used to perform the job in case of reaction to a fault event or to regulate on the output current (CC operation). Figure 40 shows how to do it.





Figure 40. Due to the FB configuration, loop ORing is easy to implement.

**Deadtime Control**

Deadtime control is an absolute necessity when the half-bridge configuration comes to play. The deadtime technique consists of inserting a period during which both high and low side switches are off. Of course, the deadtime amount differs depending on the switching frequency,

hence the ability to adjust it on this controller. The option ranges between 150 ns and 1.0 μs. The deadtime is actually made by controlling the oscillator discharge current. Figure 41 portrays a simplified VCO circuit based on Figure 33.



**Figure 41. Deadtime Generation**

During the discharge time, the clock comparator is high and unvalidates the AND gates: both outputs are low. When the comparator goes back to the high level, during the timing capacitor Ct recharge time, A and B outputs are validated. By connecting a resistor RDT to ground, it creates a current whose image serves to discharge the Ct capacitor: we control the deadtime. The typical range evolves between 150 ns (RDT = 30 kΩ) and 1.0 μs (RDT = 600 kΩ). Figure 44 shows the typical waveforms obtained on the output.

**Soft-Start Sequence**

In resonant controllers, a soft-start is needed to avoid suddenly applying the full current into the resonating

circuit. In this controller, a soft-start capacitor connects to pin 4 and offers a smooth frequency variation upon startup: when the circuit starts to pulse, the VCO is pushed to the maximum switching frequency imposed by pin 2. Then, it linearly decreases its frequency toward the minimum frequency selected by a resistor on pin 1. Of course, practically, the feedback loop is suppose to take over the VCO lead as soon as the output voltage has reached the target. If not, then the minimum switching frequency is reached and a fault is detected on the feedback pin (typically below 600 mV). Figure 43 depicts a typical frequency evolution with soft-start.

## NCP1395A/B




Figure 42. Soft-Start Behavior

Please note that the soft-start will be activated in the following conditions:

- A startup sequence
- During auto-recovery burst mode
- A brown-out recovery
- A temperature shutdown recovery

The fast fault input undergoes a special treatment. Since we want to implement skip cycle through the fast fault input on the NCP1395A, we cannot activate the soft-start every time the feedback pin stops the operations in low power mode. Therefore, when the fast fault pin is released,




Figure 43. A Typical Startup Sequence on an LLC Converter

no soft-start occurs to offer the best skip cycle behavior. However, it is very possible to combine skip cycle and true fast fault input, e.g. via ORing diodes driving pin 13. In that case, if a signal maintains the fast fault input high long enough to bring the feedback level down (that is to say below 0.6 V) since the output voltage starts to fall down, then the soft-start is activated after the release of the pin.

In the B version tailored to operate from an auxiliary 12 V power supply, the soft-start is always activated upon the fast fault input release, whatever the feedback condition is.

# NCP1395A/B




Figure 44. Typical Oscillator Waveforms

## Brown-Out Protection

The Brown-Out circuitry (BO) offers a way to protect the resonant converter from low DC input voltages. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 42, offers a possibility to observe the high-voltage

(HV) rail. A resistive divider made of Rupper and Rlower, brings a portion of the HV rail on pin 7. Below the turn-on level, a current source IBO is off. Therefore, the turn-on level solely depends on the division ratio brought by the resistive divider.




Figure 45. The Internal Brown-Out Configuration with an Offset Current Source




Figure 46. Simulation Results for 350/250 ON/OFF Levels

## NCP1395A/B

To the contrary, when the internal BO signal is high (A and B pulse), the IBO source is activated and creates a hysteresis. The hysteresis level actually depends on the circuit: NCP1395A features a 28  $\mu\text{A}$  whereas the NCP1395B uses a 83  $\mu\text{A}$  current. Changes are

implemented to a) reduce the standby power on the NCP1395A b) improve the noise immunity on the NCP1395B. Knowing these values, it becomes possible to select the turn-on and turn-off levels via a few lines of algebra:

### IBO is off

$$V(+)=V_{\text{bulk}1}\times\frac{R_{\text{lower}}}{R_{\text{lower}}+R_{\text{upper}}}\quad(\text{eq. 1})$$

### IBO is on

$$V(+)=V_{\text{bulk}2}\times\frac{R_{\text{lower}}}{R_{\text{lower}}+R_{\text{upper}}}+\text{IBO}\times\left(\frac{R_{\text{lower}}\times R_{\text{upper}}}{R_{\text{lower}}+R_{\text{upper}}}\right)\quad(\text{eq. 2})$$

We can now extract  $R_{\text{lower}}$  from Equation 1 and plug it into Equation 2, then solve for  $R_{\text{upper}}$ :

$$R_{\text{upper}}=R_{\text{lower}}\times\frac{V_{\text{bulk}1}-V_{\text{BO}}}{V_{\text{BO}}}$$

$$R_{\text{lower}}=V_{\text{BO}}\times\frac{V_{\text{bulk}1}-V_{\text{bulk}2}}{\text{IBO}\times(V_{\text{bulk}1}-V_{\text{BO}})}$$

If we decide to turn on our converter for  $V_{\text{bulk}1}$  equals 350 V, and turn it off for  $V_{\text{bulk}2}$  equals 250 V, then we obtain:

### IBO = 28 $\mu\text{A}$

$$R_{\text{upper}}=3.6\text{ M}\Omega$$

$$R_{\text{lower}}=10\text{ k}\Omega$$

The bridge power dissipation is  $400^2/3.601\text{ M}\Omega=45\text{ mW}$  when the front-end PFC stage delivers 400 V.

### IBO = 83 $\mu\text{A}$

$$R_{\text{upper}}=1.2\text{ M}\Omega$$

$$R_{\text{lower}}=3.4\text{ k}\Omega$$

The bridge power dissipation is 132 mW when the front-end PFC stage delivers 400 V. Figure 46 simulation result confirms our calculations.

### Latch-Off Protection

There are some situations where the converter shall be fully turned off and stay latched. This can happen in presence of an overvoltage (the feedback loop is drifting) or when an overtemperature is detected. Due to the addition of a comparator on the BO pin, a simple external circuit can lift up this pin above  $V_{\text{LATCH}}$  (5.0 V typical) and permanently disable pulses. The  $V_{\text{CC}}$  needs to be cycled down below 5.0 V typically to reset the controller.




Figure 47. Adding a comparator on the BO pin offers a way to latch-off the controller.

In Figure 47, Q1 is blocked and does not bother the BO measurement as long as the NTC and the optocoupler are not activated. As soon as the secondary optocoupler senses

an OVP condition, or the NTC reacts to a high ambient temperature, Q1 base is brought to ground and the BO pin goes up, permanently latching off the controller.

**Protection Circuitry**


This resonant controller differs from competitors due to its protection features. The device can react to various inputs like:

- *Fast events input:* Like an overcurrent condition, a need to shutdown (sleep mode) or a way to force a controlled burst mode (skip cycle at low output power): as soon as the input level exceeds 1.0 V typical, pulses are immediately stopped. On the A version, when the input is released, the controller performs a clean startup sequence without soft-start unless the feedback voltage goes down below 0.6 V

during fault time (please see above for details). The B version restarts with a soft-start sequence.

- *Slow events input:* This input serves as a delayed shutdown, where an event like a transient overload does not immediately stopped pulses but start a timer. If the event duration lasts longer than what the timer imposes, then all pulses are disabled. The voltage on the timer capacitor (pin 3) starts to decrease until it reaches 1.0 V. The decrease rate is actually depending on the resistor the user will put in parallel with the capacitor, giving another flexibility during design.

Figure 48 depicts the architecture of the fault circuitry.



**Figure 48. This Circuit Combines a Slow and Fast Input for Improved Protection Features**

In this figure, the internal OPAMP is used to perform a kind of constant current operation (CC) by taking the lead when the other voltage loop is gone (CV). Due to the ORing capability on the FB pin, the OPAMP regulates in constant current mode. When the output reaches a low level close to a complete short-circuit, the OPAMP output is maximum. With a resistive divider on the slow fault, this condition can be detected to trigger the delayed fault. If no OPAMP shall be used, its input must be grounded.

**Slow Input**

On this circuit, the slow input goes to a comparator. When this input exceeds 1.0 V typical, the current source Itimer turns on, charging the external capacitor Ctimer. If the fault duration is long enough, when Ctimer voltage

reaches the VtimerON level (4.0 V typical), then all pulses are stopped. Itimer turns off and the capacitor slowly discharges to ground via a resistor installed in parallel with it. As a result, the designer can easily determine the time during which the power supply stays locked by playing on Rtimer. Now, when the timer capacitor voltage reaches 1.0 V typical (VtimerOFF), the comparator instructs the internal logic to issues pulses as on a clean soft-start sequence (soft-start is activated). Please note that the discharge resistor cannot be lower than 4.0 V/Itimer, otherwise the voltage on Ctimer will never reach the turn-off voltage of 4.0 V.

In both cases, when the fault is validated, both outputs A and B are internally pulled down to ground.




Figure 49. A resistor can easily program the capacitor discharge time.




Figure 50. Skip cycle can be implemented via two resistors on the FB pin to the fast fault input.

**Fast Input**


The fast input is not affected by a delayed action. As soon as its voltage exceeds 1.0 V typical, all pulses are off and maintained off as long as the fault is present. When the pin is released, pulses come back without soft-start for the A version, with soft-start for the B version.

Due to the low activation level of 1.0 V, this pin can observe the feedback pin via a resistive divider and thus implement skip cycle operation. The resonant converter can be designed to lose regulation in light load conditions, forcing the FB level to increase. When it reaches the programmed level, it triggers the fast fault input and stops pulses. Then Vout slowly drops, the loop reacts by decreasing the feedback level which, in turn, unlocks the pulses: Vout goes up again and so on: we are in skip cycle mode.

**Startup Behavior**

When the VCC voltage grows up, the internal current consumption is kept to I<sub>st</sub>up, allowing to crank up the converter via a resistor connected to the bulk capacitor. When VCC reaches the VCCON level, output A goes high first and then output B. This sequence will always be the same, whatever triggers the pulse delivery: fault, OFF to ON etc... Pulsing the output A high first gives an immediate charge of the bootstrap capacitor when an integrated high voltage half-bridge driver is implemented such as ON Semiconductor's NCP5181. Then, the rest of pulses follow, delivered at the highest switching value, set by the resistor on pin 2. The soft-start capacitor ensures a smooth frequency decrease to either the programmed minimum value (in case of fault) or to a value corresponding to the operating point if the feedback loop closes first. Figure 51 shows typical signals evolution at power on.

## NCP1395A/B




**Figure 51. At power on, output A is first activated and the frequency slowly decreases via the soft-start capacitor.**

Figure 51 depicts an auto-recovery situation, where the timer has triggered the end of output pulses. In that case, the  $V_{CC}$  level was given by an auxiliary power supply, hence its stability during the hiccup. A similar situation can arise if the user selects a more traditional startup method, with an auxiliary winding. In that case, the  $V_{CC(min)}$  comparator stops the output pulses whenever it is activated,

that is to say, when  $V_{CC}$  falls below 10.3 V typical. At this time, the  $V_{CC}$  pin still receives its bias current from the startup resistor and heads toward  $V_{CC(ON)}$  via the  $V_{CC}$  capacitor. When the voltage reaches  $V_{CC(ON)}$ , a standard sequence takes place, involving a soft-start. Figure 52 portrays this behavior.



## NCP1395A/B



**Figure 52. When the  $V_{CC}$  is too low, all pulses are stopped until  $V_{CC}$  goes back to the startup voltage.**

As described in the data sheet, two startup levels  $V_{CC_{ON}}$  are available, via two circuit versions. The NCP1395A features a large hysteresis to allow a classical startup method with a resistor connected to the bulk capacitor. Then, at the end of the startup sequence, an auxiliary winding is supposed to take over the controller supply

voltage. To the opposite, for applications where the resonant controller is powered from a standby power supply, the startup level of the NCP1395B of 10 V typically allows a direct a connection from a 12 V source. Simple ON/OFF operation is therefore feasible.

### ORDERING INFORMATION


Device	Package	Shipping†
NCP1395APG	PDIP-16 (Pb-Free)	25 Units / Rail
NCP1395ADR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
NCP1395BPG	PDIP-16 (Pb-Free)	25 Units / Rail
NCP1395BDR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NCP1395A/B

## PACKAGE DIMENSIONS

PDIP-16  
P SUFFIX  
CASE 648-08  
ISSUE T




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
5. ROUNDED CORNERS OPTIONAL.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.740	0.770	18.80	19.55
B	0.250	0.270	6.35	6.85
C	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
H	0.050 BSC		1.27 BSC	
J	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10°
S	0.020	0.040	0.51	1.01


SO-16  
D SUFFIX  
CASE 751B-05  
ISSUE J



NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

**ON Semiconductor** and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA  
**Phone:** 480-829-7710 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 480-829-7709 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your  
local Sales Representative.