## NCP1392B, NCP1392D

## High-Voltage Half-Bridge Driver with Inbuilt Oscillator

The NCP1392B/D is a self-oscillating high voltage MOSFET driver primarily tailored for the applications using half bridge topology. Due to its proprietary high-voltage technology, the driver accepts bulk voltages up to 600 V . Operating frequency of the driver can be adjusted from 25 kHz to 480 kHz using a single resistor. Adjustable Brown-out protection assures correct bulk voltage operating range. An internal 100 ms or 12.6 ms PFC delay timer guarantee that the main downstream converter will be turned on in the time the bulk voltage is fully stabilized. The device provides fixed dead time which helps lowering the shoot-through current.

## Features

- Wide Operating Frequency Range - from 25 kHz to 480 kHz
- Minimum frequency adjust accuracy $\pm 3 \%$
- Fixed Dead Time - $0.6 \mu$ s or $0.3 \mu \mathrm{~s}$
- Adjustable Brown-out Protection for a Simple PFC Association
- 100 ms or 12.6 ms PFC Delay Timer
- Non-latched Enable Input
- Internal 16 V V CC Clamp
- Low Startup Current of $50 \mu \mathrm{~A}$
- 1 A / 0.5 A Peak Current Sink / Source Drive Capability
- Operation up to 600 V Bulk Voltage
- Internal Temperature Shutdown
- SOIC-8 Package
- These are $\mathrm{Pb}-$ Free Devices


## Typical Applications

- Flat Panel Display Power Converters
- Low Cost Resonant SMPS
- High Power AC/DC Adapters for Notebooks
- Offline Battery Chargers
- Lamp Ballasts

ON Semiconductor ${ }^{\circledR}$
http://onsemi.com

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


PIN FUNCTION DESCRIPTION

| Pin \# | Pin Name | Function | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | V $_{\text {CC }}$ | Supplies the Driver | The driver accepts up to 16 V (given by internal zener clamp) |
| 2 | Rt | Timing Resistor | Connecting a resistor between this pin and GND, sets the operating frequency |
| 3 | BO | Brown-Out | Detects low input voltage conditions. When brought above Vref_EN, it stops the <br> driver. Operation is restored (without any delay) when BO pin voltage drops <br> 100 mV below Vref_EN. |
| 4 | GND | IC Ground |  |
| 5 | Mlower | Low-Side Driver Output | Drives the lower side MOSFET |
| 6 | HB | Half-Bridge Connection | Connects to the half-bridge output |
| 7 | Mupper | High-Side Driver Output | Drives the higher side MOSFET |
| 8 | Vboot | Bootstrap Pin | The floating supply terminal for the upper stage |



Figure 2. Internal Circuit Architecture (B Version)


Figure 3. Internal Circuit Architecture (D Version)

MAXIMUM RATINGS TABLE

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| Vbridge | High Voltage Bridge Pin - Pin 6 | -1 to +600 | V |
| Vboot Vbridge | Floating Supply Voltage | 0 to 20 | V |
| VDRV_HI | High-Side Output Voltage | $\begin{gathered} \text { Vbridge - } 0.3 \text { to } \\ \text { Vboot }+0.3 \end{gathered}$ | V |
| VDRV_LO | Low-Side Output Voltage | -0.3 to $V_{C C}+0.3$ | V |
| dVbridge/dt | Allowable Output Slew Rate | $\pm 50$ | V/ns |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Current that Can Flow into $\mathrm{V}_{\mathrm{CC}}$ Pin (Pin 1), (Note 1) | 20 | mA |
| V_Rt | Rt Pin Voltage | -0.3 to 5 | V |
|  | Maximum Voltage, All Pins (Except Pins 4 and 5) | -0.3 to 10 | V |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Resistance Junction-to-Air, IC Soldered on $50 \mathrm{~mm}^{2}$ Cooper $35 \mu \mathrm{~m}$ | 178 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Resistance Junction-to-Air, IC Soldered on $200 \mathrm{~mm}^{2}$ Cooper $35 \mu \mathrm{~m}$ | 147 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Storage Temperature Range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | ESD Capability, Human Body Model (All Pins Except HV Pins 6, 7 and 8) | 2.0 | kV |
|  | ESD Capability, Human Body Model (HV Pins 6, 7 and 8) | 1.5 | kV |
|  | ESD Capability, Machine Model | 200 | V |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. This device contains internal zener clamp connected between $\mathrm{V}_{\mathrm{CC}}$ and $G N D$ terminals. Current flowing into the $\mathrm{V}_{\mathrm{CC}}$ pin has to be limited by an external resistor when device is supplied from supply which voltage is higher than $\mathrm{VCC}_{\text {clamp }}$ ( 16 V typically). The $\mathrm{I}_{\mathrm{CC}}$ parameter is specified for VBO $=0 \mathrm{~V}$.

## NCP1392B, NCP1392D

ELECTRICAL CHARACTERISTICS (For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{J}=150^{\circ} \mathrm{C}$,
$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted)

| Characteristic | Pin | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY SECTION |  |  |  |  |  |  |
| Turn-On Threshold Level, $\mathrm{V}_{\text {CC }}$ Going Up | 1 | VCCON | 10 | 11 | 12 | V |
| Minimum Operating Voltage after Turn-On | 1 | $\mathrm{VCC}_{\text {min }}$ | 8 | 9 | 10 | V |
| Startup Voltage on the Floating Section | 1 | Vbooton | 7.8 | 8.8 | 9.8 | V |
| Cutoff Voltage on the Floating Section, | 1 | Vboot $_{\text {min }}$ | 7 | 8 | 9 | V |
| $\mathrm{V}_{\mathrm{CC}}$ Level at which the Internal Logic gets Reset | 1 | $\mathrm{VCC}_{\text {reset }}$ | - | 6.5 | - | V |
| Startup Current, $\mathrm{V}_{\mathrm{CC}}<\mathrm{VCCON}_{\text {ON }}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {amb }} \leq+125^{\circ} \mathrm{C}$ | 1 | Icc | - | - | 50 | $\mu \mathrm{A}$ |
| Startup Current, $\mathrm{V}_{\mathrm{CC}}<\mathrm{VCC}_{\mathrm{ON}},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {amb }}<0^{\circ} \mathrm{C}$ | 1 | Icc | - | - | 65 | $\mu \mathrm{A}$ |
| Internal IC Consumption, No Output Load on Pins 8/7-5/4, Fsw = 100 kHz | 1 | $I_{\text {cc }} 1$ | - | 2.2 | - | mA |
| Internal IC Consumption, 1 nF Output Load on Pins $8 / 7-5 / 4, \mathrm{Fsw}=100 \mathrm{kHz}$ | 1 | $\mathrm{ICC}^{2}$ | - | 3.4 | - | mA |
| Consumption in Fault Mode (Drivers Disabled, $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{CC}(\text { min) }}, \mathrm{R}_{\mathrm{T}}=3.5 \mathrm{k} \Omega$ ) | 1 | $\mathrm{Icc}^{3}$ | - | 2.56 | - | mA |
| Consumption During PFC Delay Period, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\text {amb }} \leq+125^{\circ} \mathrm{C}$ |  | $\mathrm{Icc}^{4}$ | - | - | 400 | $\mu \mathrm{A}$ |
| Consumption During PFC Delay Period, $-40^{\circ} \mathrm{C} \leq \mathrm{Tamb}<0^{\circ} \mathrm{C}$ |  | Icc 4 | - | - | 470 | $\mu \mathrm{A}$ |
| Internal IC Consumption, No Output Load on Pin 8/7 F ${ }_{\text {Sw }}=100 \mathrm{kHz}$ | 8 | $\mathrm{I}_{\text {boot1 }}$ | - | 0.3 | - | mA |
| Internal IC Consumption, 1 nF Load on Pin $8 / 7 \mathrm{~F}_{\text {SW }}=100 \mathrm{kHz}$ | 8 | $\mathrm{l}_{\text {boot2 }}$ | - | 1.44 | - | mA |
| Consumption in Fault Mode (Drivers Disabled, $\mathrm{V}_{\text {boot }}>\mathrm{Vboot}_{\text {min }}$ ) | 8 | $\mathrm{I}_{\text {boot3 }}$ | - | 0.1 | - | mA |
| $\mathrm{V}_{\text {cC }}$ Zener Clamp Voltage @ 20 mA | 1 | $\mathrm{VCC}_{\text {clamp }}$ | 15.4 | 16 | 17.5 | V |

## INTERNAL OSCILLATOR

| Minimum Switching Frequency <br> $\left(R_{t}=35 \mathrm{k} \Omega\right.$ on Pin 2 for $\mathrm{D}_{\mathrm{T}}=600 \mathrm{~ns}, \mathrm{R}_{\mathrm{t}}=70 \mathrm{k} \Omega$ on Pin 2 for $\left.\mathrm{D}_{\mathrm{T}}=300 \mathrm{~ns}\right)$ | 2 | $\mathrm{~F}_{\mathrm{SW}}$ min | 24.25 | 25 | 25.75 | kHz |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Switching Frequency (B Version), $\mathrm{R}_{\mathrm{t}}=3.5 \mathrm{k} \Omega$ on Pin $2, \mathrm{D}_{\mathrm{T}}=600 \mathrm{~ns}$ | 2 | $\mathrm{~F}_{\mathrm{SW}} \operatorname{maxB}$ | 208 | 245 | 282 | kHz |
| Maximum Switching Frequency (D Version), $\mathrm{R}_{\mathrm{t}}=3.5 \mathrm{k} \Omega$ on Pin $2, \mathrm{D}_{\mathrm{T}}=300 \mathrm{~ns}$ | 2 | $\mathrm{~F}_{\mathrm{SW}} \operatorname{maxD}$ | 408 | 480 | 552 | kHz |
| Reference Voltage for all Current Generations | 2 | $\mathrm{~V}_{\text {ref }} \mathrm{RT}$ | 3.33 | 3.5 | 3.67 | V |
| Internal Resistance Discharging $\mathrm{C}_{\text {soft-start }}$ | 2 | $\mathrm{Rt}_{\text {discharge }}$ | - | 500 | - | $\Omega$ |
| Operating Duty Cycle Symmetry | 5,7 | DC | 48 | 50 | 52 | $\%$ |

NOTE: Maximum capacitance directly connected to Pin 2 must be under 100 pF .

## DRIVE OUTPUT

| Output Voltage Rise Time @ CL =1 nF, 10-90\% of Output Signal | 5,7 | $\mathrm{~T}_{\mathrm{r}}$ | - | 40 | - |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Output Voltage Fall Time @ CL =1 nF, 10-90\% of Output Signal | 5,7 | $\mathrm{~T}_{\mathrm{f}}$ | - | 20 | - |
| Source Resistance | 5,7 | $\mathrm{R}_{\mathrm{OH}}$ | - | 12 | - |
| Sink Resistance | 5,7 | $\mathrm{R}_{\mathrm{OL}}$ | - | 5 | - |
| Deadtime (B Version) | 5,7 | $\mathrm{~T}_{\text {deadB }}$ | 540 | 610 | 720 |
| Deadtime (D Version) | 5,7 | $\mathrm{~T}_{\text {deadD }}$ | 260 | 305 | 360 |
| Leakage Current on High Voltage Pins to GND (600 Vdc) | $6,7,8$ | $\mathrm{IHV}_{\text {Leak }}$ | - | - | 5 |

PROTECTION

| Brown-Out Input Bias Current | 3 | IBO $_{\text {bias }}$ | - | 0.01 | - |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Brown-Out Level | $\mu \mathrm{A}$ |  |  |  |  |
| Hysteresis Current, $\mathrm{V}_{\text {pin3 }}$ < VBO | 3 | VBO | 0.95 | 1 | 1.05 |
| Reference Voltage for EN Input (B Version) | VBO | 15.6 | 18.2 | 20.7 | $\mu \mathrm{~A}$ |
| EN Comparator (not available in D Version) | - | $\mathrm{V}_{\text {ref }}$ EN | 1.9 | 2 | 2.1 |
| Enable Comparator Hysteresis | $\mathrm{V}_{\text {ref }}$ EN_D | - | - | - | V |
| Propagation Delay Before Drivers are Stopped | EN_Hyste | - | 100 | - | mV |
| Delay Before Any Driver Restart (B Version) | 3 | EN_Delay | - | 0.5 | - |
| Delay Before Any Driver Restart (D Version) | - | PFC Delay | - | 100 | - |
| Temperature Shutdown | - | PFC Delay | - | 12.6 | - |
| Hysteresis | - | TSD | 140 | - | - |

## NCP1392B, NCP1392D

ELECTRICAL CHARACTERISTICS (For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{Max} \mathrm{T}_{J}=150^{\circ} \mathrm{C}$,
$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted)

| Characteristic | Pin | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PROTECTION |  |  |  |  |  |  |
| Brown Out discharge time (B Version) (Note 2) | - | BOdisch | - | 50 | - | ms |
| Brown Out discharge time (D Version) (Note 2) | - | BOdisch | - | 6.3 | - | ms |

2. Guaranteed by design.

TYPICAL CHARACTERISTICS


Figure 4. $\mathbf{V}_{\text {ccon }}$


Figure 6. $\mathrm{V}_{\text {BOOton }}$


Figure 8. $\mathbf{R}_{\mathbf{O H}}$


Figure 5. $\mathrm{V}_{\mathbf{C C m i n}}$


Figure 7. $\mathrm{V}_{\text {BOOTmin }}$


Figure 9. $\mathrm{R}_{\mathrm{OL}}$

TYPICAL CHARACTERISTICS


Figure 10. Fswmax (B Version)


Figure 12. Fswmin (B Version)


Figure 14. Icc_startup


Figure 11. FsWmax (D Version)


Figure 13. Fswmin (D Version)


Figure 15. ICC4

TYPICAL CHARACTERISTICS


Figure 16. $\mathrm{T}_{\text {dead }}$ (B Version)


Figure 18. PFC $_{\text {delay }}$ (B Version)


Figure 20. $\mathbf{V}_{\text {ref_EN }}$


Figure 17. $\mathrm{T}_{\text {dead }}$ (D Version)


Figure 19. PFC $_{\text {delay }}$ (D Version)


Figure 21. $\mathrm{V}_{\mathrm{BO}}$

## NCP1392B, NCP1392D

TYPICAL CHARACTERISTICS


Figure 22. $\mathbf{R}_{\text {t_discharge }}$


Figure 24. $\mathrm{I}_{\mathrm{BO}}$


Figure 26. $I_{r t}$ and Appropriate Frequency (B Version)


Figure 23. EN $_{\text {hyste }}$


Figure 25. $\mathrm{V}_{\text {cc_clamp }}$


Figure 27. $I_{\mathrm{rt}}$ and Appropriate Frequency (D Version)

## APPLICATION INFORMATION

The NCP1392 is primarily intended to drive low cost half bridge applications and especially resonant half bridge applications. The IC includes several features that help the designer to cope with resonant SPMS design. All features are described thereafter:

- Wide Operating Frequency Range: The internal current controlled oscillator is capable to operate over wide frequency range. Minimum frequency accuracy is $\pm 3 \%$.
- Fixed Dead-Time: The internal dead-time helping to fight with cross conduction between the upper and lower power transistors. Three versions with different dead time values are available to cover wide range of applications.
- PFC Timer: Fixed delay is placed to IC operation whenever the driver restarts ( $\mathrm{VCC}_{\mathrm{ON}}$ or BO_OK detect events). This delay assures that the bulk voltage will be stabilized in the time the driver provides pulses on the outputs. Another benefit of this delay is that the soft start capacitor will be full discharged before any restart.
- Brown-Out Detection: The BO input monitors bulk voltage level via resistor divider and thus assures that the application is working only for wanted bulk voltage band. The BO input sinks current of $18.2 \mu \mathrm{~A}$ until the Vref ${ }_{B O}$ threshold is reached. Designer can thus adjust the bulk voltage hysteresis according to the application needs.
- Non-Latched Enable Input: The enable comparator input is connected in parallel to the BO terminal to allow the designer stop the output drivers when needed. There is no PFC delay when enable input is released so skip mode for resonant SMPS applications and dimming for light ballast applications are possible.
- Internal $\mathbf{V}_{\mathbf{C C}}$ Clamp: The internal zener clamp offers a way to prepare passive voltage regulator to maintain $\mathrm{V}_{\mathrm{CC}}$ voltage at 16 V in case the controller is supplied from unregulated power supply or from bulk capacitor.
- Low Startup Current: This device features maximum startup current of $50 \mu \mathrm{~A}$ which allows the designer to use high value startup resistor for applications when driver is supplied from the auxiliary winding. Power dissipation of startup resistor is thus significantly reduced.


## Current Controlled Oscillator

The current controlled oscillator features a high-speed circuitry allowing operation from 50 kHz up to 960 kHz . However, as a division by two internally creates the two Q and $\overline{\mathrm{Q}}$ outputs, the final effective signal on output Mlower and Mupper switches in half frequency range. The VCO is configured in such a way that if the current that flows out from the Rt pin increases, the switching frequency also goes up. Figure 28 shows the architecture of this oscillator.


Figure 28. The Internal Current Controlled Oscillator Architecture

The internal timing capacitor Ct is charged by current which is proportional to the current flowing out from the Rt pin. The discharging current $\mathrm{I}_{\mathrm{DT}}$ is applied when voltage on this capacitor reaches 2.5 V . The output drivers are disabled during discharge period so the dead time length is
given by the discharge current sink capability. Discharge sink is disabled when voltage on the timing capacitor reaches zero and charging cycle starts again. The charging current and thus also whole oscillator is disabled during the PFC delay period to keep the IC consumption below $400 \mu \mathrm{~A}$.

## NCP1392B, NCP1392D

This is valuable for applications that are supplied from auxiliary winding and $\mathrm{V}_{\mathrm{CC}}$ capacitor is supposed to provide energy during PFC delay period.

For the resonant applications and light ballast applications it is necessary to adjust minimum operating frequency with
high accuracy. The designer also needs to limit maximum operating and startup frequency. All these parameters can be adjusted using few external components connected to the Rt pin as depicted in Figure 29.


Figure 29. Typical Rt Pin Connection

The minimum switching frequency is given by the Rt resistor value. This frequency is reached if there is no optocoupler or current feedback action and soft start period has been already finished. The maximum switching frequency excursion is limited by the $\mathrm{Rf}_{\text {max }}$ selection. Note that the $\mathrm{F}_{\max }$ value is influenced by the optocoupler saturation voltage value. Resistor Rfstart together with capacitor C SS prepares the soft start period after PFC timer elapses. The Rt pin is grounded via an internal switch during the PFC delay period to assure that the soft start capacitor will be fully discharged via Rfstart resistor.

There is a possibility to connect other control loops (like current control loop) to the Rt pin. The only one limitation lies in the Rt pin reference voltage which is $\mathrm{Vref}_{\mathrm{Rt}}=3.5 \mathrm{~V}$. Used regulator has to be capable to work with voltage lower than $\mathrm{Vref}_{\mathrm{Rt}}$.

The TLV431 shunt regulator is used in the example from figure 4 to prepare current feedback loop. Diode D1 is used to enable regulator biasing via resistor Rbias. Total saturation voltage of this solution is $1.25+0.6=1.85 \mathrm{~V}$ for room temperature. Shottky diode will further decrease saturation voltage. $\mathrm{Rf}_{\max }$ - OCP resistor value, limits the maximum frequency that can be pushed by this regulation loop. This parameter is not temperature stable because of the D1 temperature drift.

## Brown-Out Protection

The Brown-Out circuitry (BO) offers a way to protect the application from low DC input voltages. Below a given level, the controller blocks the output pulses, above it, it authorizes them. The internal circuitry, depicted by Figure 30, offers a way to observe the high-voltage (HV) rail.

## NCP1392B, NCP1392D



Figure 30. The internal Brown-Out Configuration with an Offset Current Sink

A resistive divider made of $\mathrm{R}_{\text {upper }}$ and $\mathrm{R}_{\text {lower }}$, brings a portion of the HV rail on Pin 3. Below the turn-on level, the $18.2 \mu \mathrm{~A}$ current $\operatorname{sink}$ (IBO) is on. Therefore, the turn-on level is higher than the level given by the division ratio brought by the resistive divider. To the contrary, when the
internal BO_OK signal is high (PFC timer runs or Mlower and Mupper pulse), the $\mathrm{I}_{\mathrm{BO}}$ sink is deactivated. As a result, it becomes possible to select the turn-on and turn-off levels via a few lines of algebra:

IBO is on

$$
\begin{equation*}
V_{r e f}{ }_{B O}=V_{\text {bulk } 1} \cdot \frac{R_{\text {lower }}}{R_{\text {lower }}+R_{\text {upper }}}-I_{B O} \cdot\left(\frac{R_{\text {lower }} \cdot R_{\text {upper }}}{R_{\text {lower }}+R_{\text {upper }}}\right) \tag{eq.1}
\end{equation*}
$$

## IBO is off

$$
\begin{equation*}
\text { Vref }_{\text {BO }}=V_{\text {bulk2 }} \cdot \frac{R_{\text {lower }}}{R_{\text {lower }}+R_{\text {upper }}} \tag{eq.2}
\end{equation*}
$$

We can extract $R_{\text {lower }}$ from Equation 2 and plug it into Equation 1, then solve for $R_{\text {upper }}$ :

$$
\begin{gather*}
\mathrm{R}_{\text {lower }}=\mathrm{Vref}_{\mathrm{BO}} \cdot \frac{\mathrm{~V}_{\text {bulk1 }}-\mathrm{V}_{\text {bulk2 }}}{\mathrm{I}_{\mathrm{BO}} \cdot\left(\mathrm{~V}_{\text {bulk2 }}-\mathrm{Vref}_{\mathrm{BO}}\right)}  \tag{eq.3}\\
\mathrm{R}_{\text {upper }}=\mathrm{R}_{\text {lower }} \cdot \frac{\mathrm{V}_{\text {bulk2 }}-\mathrm{Vref}_{\mathrm{BO}}}{\operatorname{Vref}_{\mathrm{BO}}} \tag{eq.4}
\end{gather*}
$$

If we decide to turn-on our converter for $\mathrm{V}_{\text {bulk }}$ equals 350 V and turn it off for $\mathrm{V}_{\text {bulk2 }}$ equals 250 V , then for $\mathrm{I}_{\mathrm{BO}}=18.2 \mu \mathrm{~A}$ and $\mathrm{Vref}_{\mathrm{BO}}=1.0 \mathrm{~V}$ we obtain:
$\mathrm{R}_{\text {upper }}=5.494 \mathrm{M} \Omega$
$\mathrm{R}_{\text {lower }}=22.066 \mathrm{k} \Omega$
The bridge power dissipation is $400^{2} / 5.517 \mathrm{M} \Omega=29 \mathrm{~mW}$ when front-end PFC stage delivers 400 V . Figure 31 simulation result confirms our calculations.

## NCP1392B, NCP1392D



Figure 31. Simulation Results for 350/250 ON/OFF Brown-Out Levels

The IBO current sink is turned ON for BOdisch time after any controller restart to let the BO input voltage stabilize (there can be connected big capacitor to the BO input and the IBO is only $18.2 \mu \mathrm{~A}$ so it will take some time to discharge). Once the BOdisch time one shoot pulse ends the BO
comparator is supposed to either hold the $\mathrm{I}_{\mathrm{BO}}$ sink turned ON (if the bulk voltage level is not sufficient) or let it turned OFF (if the bulk voltage is higher than $\mathrm{V}_{\text {bulk }}$ ).

See Figures $10-13$ for better understanding on how the BO input works.


Figure 32. BO Input Functionality $-\mathrm{V}_{\text {bulk2 }}<\mathrm{V}_{\text {bulk }}<\mathrm{V}_{\text {bulk1 }}$

## NCP1392B, NCP1392D



Figure 33. BO Input Functionality $-\mathrm{V}_{\text {bulk2 }}<\mathrm{V}_{\text {bulk }}<\mathrm{V}_{\text {bulk }}$, PFC Start Follows


Figure 34. BO Input Functionality $-\mathrm{V}_{\text {bulk }}>\mathrm{V}_{\text {bulk1 }}$


Figure 35. BO Input Functionality $-\mathrm{V}_{\text {bulk }}<\mathrm{V}_{\text {bulk2 }}$, PFC Start Follows

## Non-Latched Enable Input (B Version only)

The non-latched input stops output drivers immediately the BO terminal voltage grows above 2 V threshold. The enable comparator features 100 mV hysteresis so the BO terminal has to go down below 1.9 V to recover IC operation.

This input offers other features to the NCP1392 like dimming function for lamp ballasts (Figure 36) or skip mode capability for resonant converters (Figures 37 and 39).


Figure 36. Dimming Feature Implementation Using Nonlatched Input on BO Terminal

## NCP1392B, NCP1392D

The dimming feature can be easily aid to the ballast application by adding two bipolar transistors (Figure 14). Transistor Q2 pullup BO input when dimming signal is high.

In the same time the Q1 discharges soft start capacitor via diode D1. Ballast application is enabled (including soft-start phase) when dimming signal becomes low again.


Figure 37. Skip Mode Feature Implementation (Temperature Dependent, Cost Effective)


Figure 38. Skip Mode with Transistor Feature Implementation (Temperature Dependent, Cost Effective)


Figure 39. Skip Mode Feature Implementation (Better Accuracy)

Figures 37 and 39 shows skip mode feature implementation using NCP1392 driver. Voltage across resistor R1 (R4) increases when converter enters light load conditions. The enable comparator is triggered when voltage across R1 is higher than Vref EN $+\operatorname{Vf}(\mathrm{D} 1)$ for connection from Figure 37 (voltage across R4 is higher than 1.24 V for connection from figure 16). IC then prevents outputs from pulsing until BO terminal voltage decreases below 1.92 V .

Note that enable comparator serves also as an automatic overvoltage protection. When bulk voltage is too high, the enable input is triggered via BO divider.

Following equations can be used for easy calculations of devices connected to Rt pin:

Minimum frequency:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{t}}=\frac{3.5 \cdot \mathrm{k}}{\text { Frequency }-\mathrm{q}} \tag{eq.5}
\end{equation*}
$$

Maximum frequency where soft-start begins:

$$
R_{\text {fstart }}=\frac{3.5 \cdot k \cdot R_{t}}{\text { Frequency } \cdot R_{t}-R_{t} \cdot q-3.5 \cdot k} \text { (eq. 6) }
$$

The soft-start duration is set by Css capacitor:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{SS}}=\frac{\mathrm{SS}_{\text {duration }}}{\mathrm{R}_{\text {fstart }} \cdot 5} \tag{eq.7}
\end{equation*}
$$

A resistor to set maximum frequency, if the optocoupler is fully conductive is calculated by the following equation:

$$
R_{(R 4+R 5)}=-\frac{\left(-3.5+V_{\text {ce_sat }}\right) \cdot k \cdot R_{t}}{\text { Frequency } \cdot R_{t}-R_{t} \cdot q-3.5 \cdot k+k \cdot V_{\text {ce_sat }}}
$$

The constants in the equations are as follows:

$$
\begin{aligned}
& \text { Version B: } \mathrm{k}=244.4 \cdot 10^{6}, \mathrm{q}=0.555 \cdot 10^{3} \\
& \text { Version D: } \mathrm{k}=478.9 \cdot 10^{6}, \mathrm{q}=1.053 \cdot 10^{3}
\end{aligned}
$$

## NCP1392B, NCP1392D

## The High-Voltage Driver

Figure 40 shows the internal architecture of the high-voltage section. The device incorporates an upper UVLO circuitry that makes sure enough $\mathrm{V}_{\mathrm{gs}}$ is available for
the upper side MOSFET. The $\mathrm{V}_{\mathrm{CC}}$ for floating driver section is provided by $\mathrm{C}_{\text {boot }}$ capacitor that is refilled by external bootstrap diode.


Figure 40. The Internal High-Voltage Section of the NCP1392

The A and B outputs are delivered by the internal logic, as depicted in block diagram. This logic is constructed in such a way that the Mlower driver starts to pulse firs after any driver restart. The bootstrap capacitor is thus charged during first pulse. A delay is inserted in the lower rail to ensure good
matching between these propagating signals. As stated in the maximum rating section, the floating portion can go up to 600 Vdc and makes the IC perfectly suitable for offline applications featuring a 400 V PFC front-end stage.

## PACKAGE DIMENSIONS

SOIC-8 NB
CASE 751-07
ISSUE AK


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE

DIMENSIONA AND B
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 4.80 | 5.00 | 0.189 | 0.197 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| C | 1.35 | 1.75 | 0.053 | 0.069 |  |  |
| D | 0.33 | 0.51 | 0.013 | 0.020 |  |  |
| $\mathbf{G}$ | 1.27 |  | BSC | 0.050 |  | BSC |
| $\mathbf{H}$ | 0.10 | 0.25 | 0.004 | 0.010 |  |  |
| $\mathbf{J}$ | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| $\mathbf{K}$ | 0.40 | 1.27 | 0.016 | 0.050 |  |  |
| $\mathbf{M}$ | 0 | $\circ$ | $8{ }^{\circ}$ | 0 |  |  |
| $\circ$ | 8 | 8 |  |  |  |  |
| $\mathbf{N}$ | 0.25 | 0.50 | 0.010 | 0.020 |  |  |
| $\mathbf{S}$ | 5.80 | 6.20 | 0.228 | 0.244 |  |  |

SOLDERING FOOTPRINT*

*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

[^0]
## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative


[^0]:    ON Semiconductor and (iN) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

