LH52B256

CMOS 256K ($32K \times 8$) Static RAM

FEATURES

- Access Times: 70/90/100 ns
- Automatic Power Down During Long Read Cycles
- Low-Power Standby When Deselected
- TTL Compatible I/O
- Single +5 V Power Supply
- Fully-Static Operation
- 2 V Data Retention
- Packages:

28-Pin, 600-mil DIP 28-Pin, 300-mil SK-DIP 28-Pin, 450-mil SOP 28-Pin, 8 × 13 mm² TSOP (Type I)

FUNCTIONAL DESCRIPTION


The LH52B256 is a high-density 262,144 bit static RAM organized as $32K \times 8$. An efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\overline{CE}) control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (I_{SB1}) drops to its lowest level if \overline{CE} is raised to within 0.2 V of V_{CC}.

Write cycles occur when both Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) are LOW. Data is transferred from the I/O pins to the memory location specified by the 15 address lines. The proper use of the Output Enable control (\overline{OE}) can prevent bus contention.

When \overline{CE} is LOW and \overline{WE} is HIGH, a static Read will occur at the memory location specified by the address lines. \overline{OE} must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address. An Automatic Power Down feature decreases current consumption when Read cycles extend beyond their minimum cycle time. High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS








Figure 2. Pin Connections for TSOP Package

SHARP




Figure 3. LH52B256 Block Diagram

PIN DESCRIPTIONS

PIN	DESCRIPTION
$A_0 - A_{14}$	Address Inputs
CE	Chip Enable input
WE	Write Enable input
ŌĒ	Output Enable input

PIN	DESCRIPTION
I/O ₁ - I/O ₈	Data Input/Output
Vcc	Power Supply
GND	Ground

TRUTH TABLE

CE	WE	OE	MODE	I/O ₁ – I/O ₈	SUPPLY CURRENT	NOTE
Н	Х	Х	Deselect	High-Z	Standby (I _{SB})	1
L	L	х	Write	D _{IN}	Operating (I _{CC})	1
L	Н	L	Read	Dout	Operating (I _{CC})	
L	н	Н	Output Disable	High-Z	Operating (I _{CC})	

NOTE:

1. X = H or L.

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply Voltage	Vcc	-0.5 to +7.0	V	1
Input Voltage	VIN	-0.5 to V _{CC} + 0.5	V	1, 2
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	Tstg	-65 to +150	°C	

NOTES:

1. The maximum applicable voltage on any pin with respect to GND.

2. V_{IN} (MIN.) = -3.0 V for pulse width \leq 50 ns.

RECOMMENDED OPERATING CONDITIONS (TA = 0°C to +70°C)

PARAMETER	SYMBOL	MIN. TYP.		MAX.	UNIT	NOTE
Supply Voltage	Vœ	4.5	5.0	5.5	V	
Input Voltage	VH	2.2		Vcc + 0.5	V	
	V⊫	-0.5		0.8	V	1

NOTE:

1. V_{IN} (MIN.) = -3.0 V for pulse width \leq 50 ns.

DC CHARACTERISTICS (V_{CC} = 5 V \pm 10%, T_A = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Leakage Current	lu	$V_{IN} = 0$ to V_{CC}	-1		1	μA
Output Leakage Current	ILO	$ \overline{CE} \text{ or } \overline{OE} = V_{IH}, \\ V_{I/O} = 0 \text{ to } V_{CC} $	-1		1	μΑ
Operating Current					70	mA
	ICC	$ \begin{array}{l} t_{RC}, t_{WC} = 1 \ \mu s \\ V_{IN} = V_{IL} \ or \ V_{IH} \\ I_{VO} = 0 \ mA, \ \overline{CE} = V_{IL} \end{array} $		15	30	mA
Standby Current	I _{SB1}	$\overline{CE} = V_{IH}$			3.0	mA
Standby Sullent	ISB	$\overline{CE} \ge V_{CC} - 0.2 V$			40	μA
	VoL	IOL = 2.1 mA			0.4	V
Output Voltage	V _{OH}	IOH = -1.0 mA	2.4			V

AC CHARACTERISTICS

(1) READ CYCLE (V_{CC} = 5 V \pm 10%, T_A = 0°C to +70°C)

DESCRIPTION	SYMBOL	LH52B256-70		LH52B256-90		LH52B256-10		UNIT	NOTE
	OTMEOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read Cycle Time	tRC	70		90		100		ns	
Address Access Time	taa		70		90		100	ns	
Chip Enable Access Time	tACE		70		90		100	ns	
Output Enable Access Time	toe		40		50		50	ns	
Output Hold Time	tон	10		10		10		ns	
CE Low to Output in Low-Z	t∟z	10		10		10		ns	1
$\overline{\text{OE}}$ Low to Output in Low-Z	tolz	5		5		5		ns	1
CE High to Output in High-Z	t _{HZ}	0	35	0	40	0	40	ns	1
OE High to Output High-Z	tonz	0	35	0	40	0	40	ns	1

(2) WRITE CYCLE (V_{CC} = 5 V \pm 10%, T_A = 0°C to +70°C)

DESCRIPTION	SYMBOL	LH52E	3256-70	LH52B256-90		LH52E	8256-10	UNIT	NOTE
	STMDOL	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		NOTE
Write Cycle Time	twc	70		90		100		ns	
$\overline{\text{CE}}$ Low to End of Write	tcw	60		70		80		ns	
Address Valid to End of Write	taw	60		70		80		ns	
Address Setup Time	tas	0		0		0		ns	
Write Pulse Width	twp	55		65		75		ns	
Write Recovery Time	twR	0		0		0		ns	
Input Data Setup Time	tow	30		35		40		ns	
Input Data Hold Time	tdн	0		0		0		ns	
$\overline{\text{WE}}$ High to Output in High-Z	tow	5		5		5		ns	1
$\overline{\text{WE}}$ Low to Output in High-Z	twz	0	40	0	40	0	40	ns	1
$\overline{\text{OE}}$ High to Output in High-Z	tонz	0	35	0	40	0	40	ns	1

NOTE:

 Active output to high-impedance and high-impedance to output active tests specified for a ±200 mV transition from steady state levels into the test load.

AC TEST CONDITIONS

PARAMETER	RATING	NOTE
Input Voltage Amplitude	0.6 to 2.4 V	
Input Rise/Fall Time	10 ns	
Timing Reference Level	1.5 V	
Output Load Conditions	1TTL + CL (100 pF)	1

NOTE:

1. Includes scope and jig capacitance.

CAPACITANCE ¹ (T_A = 25°C, f = 1 MHz)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Capacitance	CIN	VIN = 0 V			9	pF
Input/Output Capacitance	CI/O	VI/O = 0 V			10	pF

NOTE:

1. This parameter is sampled and not production tested.

DATA RETENTION CHARACTERISTICS (TA = 0°C to +70°C)

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	NOTE
Data Retention Voltage	V _{CCDR}	$\overline{CE} \ge V_{CCDR} - 0.2 V$		2.0		5.5	V	
Data Retention Current			T _A = 25°C			1		
	ICCDR	$\frac{V_{CCDR} = 3.0 \text{ V}}{\overline{CE}} \ge V_{CCDR} - 0.2 \text{ V}$	$T_A = 0$ to $40^{\circ}C$			3	μA	
						20		
CE Setup Time	t _{CDR}			0			ns	
CE Hold Time	t _R			tRC			ns	1

NOTE:

1. t_{RC} = Read cycle time




Figure 4. Data Retention Characteristics





Figure 5. Read Cycle










Figure 7. Write Cycle No. 2 (OE Low Fixed)


PACKAGE DIAGRAMS




28-pin, 600-mil DIP



28-pin, 300-mil DIP



28-pin, 450-mil SOP



28-pin, $8 \times 13 \text{ mm}^2$ TSOP (Type I)

ORDERING INFORMATION

