

# Preliminary W24256



## 32K × 8 CMOS STATIC RAM


### GENERAL DESCRIPTION

The W24256 is a normal speed, very low power CMOS static RAM organized as 32768 × 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


### FEATURES

- Low power consumption:
  - Access time: 70 nS (max.)
  - Active :300 mW
  - Standby :250 μW
- Single 5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 2V (min.)
- Packaged in 28-pin 600 mil DIP, 330 mil SOP and standard type one TSOP (8 mm × 13.4 mm)

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A14	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
$\overline{CS}$	Chip Select Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power Supply
V <sub>SS</sub>	Ground

Publication Release Date: October 1999

Revision A1

# Preliminary W24256



## TRUTH TABLE

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	MODE	I/O1- I/O8	V <sub>DD</sub> CURRENT
H	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	Output Disable	High Z	I <sub>DD</sub>
L	L	H	Read	Data Out	I <sub>DD</sub>
L	X	L	Write	Data In	I <sub>DD</sub>

## DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to V <sub>SS</sub> Potential	-0.5 to +7.0	V
Input/Output to V <sub>SS</sub> Potential	-0.5 to V <sub>DD</sub> +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to 70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### Operating Characteristics

(V<sub>DD</sub> = 5V ±10%; V<sub>SS</sub> = 0V; T<sub>A</sub> = 0° C to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.*	MAX.	UNIT
Input Low Voltage	V <sub>IL</sub>	-	-0.5	-	+0.8	V
Input High Voltage	V <sub>IH</sub>	-	+2.2	-	V <sub>DD</sub> +1	V
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	-5	-	+5	μA
Output Leakage Current	I <sub>LO</sub>	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>DD</sub> , $\overline{CS}$ = V <sub>IH</sub> (min.) or $\overline{OE}$ = V <sub>IH</sub> (min.) or $\overline{WE}$ = V <sub>IL</sub> (max.)	-5	-	+5	μA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +2.1 mA	-	-	0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA	2.4	-	-	V
Operating Power Supply Current	I <sub>DD</sub>	$\overline{CS}$ = V <sub>IL</sub> (max.), I/O = 0 mA, Cycle = min, Duty = 100 %	-	-	60	mA
Standby Power Supply Current	ISB	$\overline{CS}$ = V <sub>IH</sub> (min.), Cycle = min. Duty = 100%	-	-	3	mA
			$\overline{CS}$ ≥ V <sub>DD</sub> -0.2V	L	-	-
	LL	-		-	50	μA

Note: Typical parameter is measured under ambient temperature T<sub>A</sub> = 25° C and V<sub>DD</sub> = 5V.

# Preliminary W24256



## CAPACITANCE

( $V_{DD} = 5V$ ,  $T_A = 25^\circ C$ ,  $f = 1 MHz$ )

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	8	pF


Note: These parameters are sampled but not 100% tested.

## AC CHARACTERISTICS

### AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	See the drawing below

### AC TEST LOADS AND WAVEFORM



Publication Release Date: October 1999

Revision A1

# Preliminary W24256



AC Characteristics, continued

(V<sub>DD</sub> = 5V ±10%; V<sub>SS</sub> = 0V; T<sub>A</sub> = 0° C to 70° C)

## Read Cycle

PARAMETER	SYM.	W24256-70L/LL		UNIT
		MIN.	MAX.	
Read Cycle Time	TRC	70	-	nS
Address Access Time	TAA	-	70	nS
Chip Select Access Time	TACS	-	70	nS
Output Enable to Output Valid	TAOE	-	30	nS
Chip Selection to Output in Low Z	TCLZ*	5	-	nS
Output Enable to Output in Low Z	TOLZ*	5	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	20	nS
Output Disable to Output in High Z	TOHZ*	-	20	nS
Output Hold from Address Change	TOH	3	-	nS

\* These parameters are sampled but not 100% tested

## Write Cycle

PARAMETER	SYM.	W24256-70L/LL		UNIT
		MIN.	MAX.	
Write Cycle Time	TWC	70	-	nS
Chip Selection to End of Write	TCW	70	-	nS
Address Valid to End of Write	TAW	70	-	nS
Address Setup Time	TAS	0	-	nS
Write Pulse Width	TWP	50	-	nS
Write Recovery Time	$\overline{CS}, \overline{WE}$ TWR	0	-	nS
Data Valid to End of Write	TDW	30	-	nS
Data Hold from End of Write	TDH	0	-	nS
Write to Output in High Z	TWHZ*	-	25	nS
Output Disable to Output in High Z	TOHZ*	-	30	nS
Output Active from End of Write	TOW	5	-	nS


\* These parameters are sampled but not 100% tested



**TIMING WAVEFORMS**


**Read Cycle 1**

(Address Controlled)




**Read Cycle 2**

(Chip Select Controlled)



**Read Cycle 3**


(Output Enable Controlled)






Timing Waveforms, continued

## Write Cycle 1



## Write Cycle 2

( $\overline{OE} = V_{IL}$  Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured  $\pm 500$  mV from steady state with  $C_L = 5$  pF. This parameter is guaranteed but not 100% tested.




## DATA RETENTION CHARACTERISTICS

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VDD for Data Retention	VDR	$\overline{\text{CS}} \geq V_{\text{DD}} - 0.2\text{V}$	2.0	-	5.5	V
Data Retention Current	I <sub>DDDR</sub>	$\overline{\text{CS}} \geq V_{\text{DD}} - 0.2\text{V}$ , $V_{\text{DD}} = 3\text{V}$	-	-	20	$\mu\text{A}$
Chip Deselect to Data Retention Time	T <sub>CDR</sub>	See data retention waveform	0	-	-	nS
Operation Recovery Time	TR		TRC*	-	-	nS

\* Read Cycle Time

## DATA RETENTION WAVEFORM



## ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24256-70L	70	60	100	600 mil DIP
W24256-70LL	70	60	50	600 mil DIP
W24256S-70L	70	60	100	330 mil SOP
W24256S-70LL	70	60	50	330 mil SOP
W24256Q-70L	70	60	100	Standard type one TSOP
W24256Q-70LL	70	60	50	Standard type one TSOP

Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

Publication Release Date: October 1999

Revision A1

## PACKAGE DIMENSIONS

### 28-pin P-DIP

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.210	—	—	5.33
A <sub>1</sub>	0.010	—	—	0.25	—	—
A <sub>2</sub>	0.150	0.155	0.160	3.81	3.94	4.06
B	0.016	0.018	0.022	0.41	0.46	0.56
B <sub>1</sub>	0.058	0.060	0.064	1.47	1.52	1.63
c	0.008	0.010	0.014	0.20	0.25	0.36
D	—	1.460	1.470	—	37.08	37.34
E	0.590	0.600	0.610	14.99	15.24	15.49
E <sub>1</sub>	0.540	0.545	0.550	13.72	13.84	13.97
e <sub>1</sub>	0.090	0.100	0.110	2.29	2.54	2.79
L	0.120	0.130	0.140	3.05	3.30	3.56
a	0	—	15	0	—	15
e <sub>A</sub>	0.630	0.650	0.670	16.00	16.51	17.02
S	—	—	0.090	—	—	2.29

**Notes:**

- Dimensions D Max. & S include mold flash or tie bar burrs.
- Dimension E<sub>1</sub> does not include interlead flash.
- Dimensions D & E<sub>1</sub> include mold mismatch and are determined at the mold parting line.
- Dimension B<sub>1</sub> does not include dambar protrusion/intrusion.
- Controlling dimension: Inches.
- General appearance spec. should be based on final visual inspection spec.

### 28-pin SOP Wide Body

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	—	—	0.112	—	—	2.85
A <sub>1</sub>	0.004	—	—	0.10	—	—
A <sub>2</sub>	0.093	0.098	0.103	2.36	2.49	2.62
b	0.014	0.016	0.020	0.36	0.41	0.51
c	0.008	0.010	0.014	0.20	0.25	0.36
D	—	0.713	0.733	—	18.11	18.62
E	0.326	0.331	0.336	8.28	8.41	8.53
E <sub>1</sub>	0.044	0.050	0.056	1.12	1.27	1.42
H	0.453	0.465	0.477	11.51	11.81	12.12
L	0.028	0.036	0.044	0.71	0.91	1.12
L <sub>1</sub>	0.059	0.067	0.075	1.50	1.70	1.91
S	—	—	0.047	—	—	1.19
y	—	—	0.004	—	—	0.10
θ	0°	—	10°	0°	—	10°


**Notes:**

- Dimensions D Max. & S include mold flash or tie bar burrs.
- Dimension b does not include dambar protrusion/intrusion.
- Dimensions D & E include mold mismatch and determined at the mold parting line.
- Controlling dimension: Inches.
- General appearance spec should be based on final visual inspection spec.



Package Dimensions, continued

## 28-pin Standard Type One TSOP



# Preliminary W24256



## VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Oct. 1999	-	Initial issued



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5796096  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-27197006

### Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-27190505  
FAX: 886-2-27197502

### Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

### Winbond Electronics North America Corp.

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.

2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 408-9436666  
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.