

# STK14CA8 128K x 8 AutoStore<sup>™</sup> nvSRAM QuantumTrap<sup>™</sup> CMOS Nonvolatile Static RAM

#### FEATURES

- 25ns, 35ns and 45ns Access Times
- "Hands-off" Automatic STORE on Power Down with only a small capacitor
- STORE to QuantumTrap<sup>™</sup> Nonvolatile Elements is Initiated by Software, device pin or AutoStore<sup>™</sup> on Power Down
- *RECALL* to SRAM Initiated by Software or Power Up
- Unlimited READ, WRITE and RECALL Cycles
- 5mA Typical Icc at 200ns Cycle Time
- 1,000,000 STORE Cycles to QuantumTrap™
- 100-Year Data Retention to QuantumTrap™
- Single 3V +20%, -10% Operation
- Commercial and Industrial Temperatures
- SOIC, SSOP and DIP Packages
- RoHS Compliance

#### **BLOCK DIAGRAM**

#### DESCRIPTION

The Simtek STK14CA8 is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate Simtek's QuantumTrap<sup>™</sup> technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent, nonvolatile data resides in the highly reliable QuantumTrap<sup>™</sup> cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power down. On power up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. Both the STORE and RECALL operations are also available under software control.





Figure 1. Block Diagram

1



#### **PIN DESCRIPTIONS**

Pin Name	I/O	Description			
$A_{16} - A_0$	Input	Address: The 17 address inputs select one of 131,072 bytes in the nvSRAM array.			
DQ7 –DQ0	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM.			
Ē	Input	Chip Enable: The active low E input selects the device.			
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location latched by the falling edge of $\overline{E}$ .			
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high causes the DQ pins to tri-state.			
V <sub>cc</sub>	Power Supply	Power 3.0V +20%, -10%			
HSB	I/O	Hardware Store Busy: When low this output indicates a Hardware Store is in progress. When pulled low external to the chip it will initiate a nonvolatile STORE operation. A weak internal pull up resistor keeps this pin high if not connected. (Connection Optional)			
V <sub>CAP</sub>	Power Supply	Autostore Capacitor: Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.			
V <sub>SS</sub>	Power Supply	Ground			
(Blank)	No Connect	Unlabeled pins have no internal connection.			

2

PACKAGES

# **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Power Supply Voltage -0.5V to +4.1V Voltage on Input Relative to V<sub>SS</sub> -0.5V to (V<sub>CC</sub> + 0.5V) Voltage on Outputs -0.5V to ( $V_{CC}$  + 0.5V) Temperature under Bias -55°C to 125°C Junction Temperature –55°C to 140°C Storage Temperature -65°C to 150°C Power Dissipation 1W DC Output Current (1 output at a time, 1s duration) 15mA

Notes

a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Package Thermal Characteristics see website: <u>http://www.simtek.com/</u>

		Comn	nercial	Indu	strial		
Symbol	Parameter	MIN	MAX	MIN	MAX	Units	Notes
I <sub>CC1</sub>	Average V <sub>cc</sub> Current		65 55 50		70 60 55	mA mA mA	$\begin{array}{l} t_{\text{AVAV}} = 25\text{ns} \\ t_{\text{AVAV}} = 35\text{ns} \\ t_{\text{AVAV}} = 45\text{ns} \\ \text{Dependent on output loading and cycle} \\ \text{rate. Values obtained without output loads.} \end{array}$
I <sub>CC2</sub>	Average $V_{CC}$ Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max Average current for duration of STORE cycle (t <sub>STORE</sub> ).
	Average $V_{CC}$ Current at $t_{AVAV}$ = 200ns						$\overline{W} \ge (V_{CC} - 0.2V)$
I <sub>CC3</sub>	3V, 25°C, Typical		5		5	mA	All Others Inputs Cycling, at CMOS Levels. Dependent on output loading and cycle rate. Values obtained without output loads.
I <sub>CC4</sub>	Average V <sub>CAP</sub> Current during <i>AutoStore</i> ™ Cycle		3		3	mA	All Inputs Don't Care Average current for duration of STORE cycle (t <sub>STORE</sub> ).
I <sub>SB</sub>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		2		2	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC}-0.2V) \\ \mbox{All Others } V_{IN} \leq 0.2V \mbox{ or } \geq (V_{CC}-0.2V) \\ \mbox{Standby current level after nonvolatile} \\ \mbox{cycle is complete.} \end{split}$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μA	V <sub>cc</sub> = max V <sub>IN</sub> = V <sub>ss</sub> to V <sub>cc</sub>
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μA	$V_{CC} = max$ $V_{IN} = V_{SS} \text{ to } V_{CC}, \overline{E} \text{ or } \overline{G} \ge V_{IH}$
VIH	Input Logic "1" Voltage	2.0	V <sub>CC</sub> + 0.3	2.0	V <sub>CC</sub> + 0.3	V	All Inputs
VIL	Input Logic "0" Voltage	V <sub>SS</sub> – 0.5	0.8	$V_{SS} - 0.5$	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> = –2mA
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 4mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	
V <sub>cc</sub>	Operating Voltage	2.7	3.6	2.7	3.6	V	3.0V +20%, -10%
VCAP	Storage Capacitor	17	57	17	57	μF	Between Vcap pin and Vss, 5V rated.

# STK14CA8


# AC TEST CONDITIONS

Input Pulse Levels	0V to 3V
Input Rise and Fall Time	es ≤ 5ns
Input and Output Timing	Reference Levels 1.5V
Output Load	See Figure 2 and Figure 3

CAPACIT		(T <sub>A</sub> = 25°C, f = 1.0MHz)				
SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS		
CIN	Input Capacitance	7	pF	$\Delta V = 0$ to $3V$		
COUT	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$		

Notes

b: These parameters are guaranteed but not tested



 $t_{GLQX}, t_{GHQZ}$ )

# SRAM READ CYCLES #1 & #2

NO.		SYMBO	LS	PARAMETER	STK14	CA8-25	STK14	CA8-35	STK14	CA8-45	UNITS
	#1	#2	Alt.		MIN	MAX	MIN	MAX	MIN	MAX	00
1		t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		25		35		45	ns
2	t <sub>AVAV</sub> c	t <sub>AVAV</sub> c	t <sub>RC</sub>	Read Cycle Time	25		35		45		ns
3	t <sub>AVQV</sub> <sup>d</sup>		t <sub>AA</sub>	Address Access Time		25		35		45	ns
4		t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20	ns
5	taxqx <sup>d</sup>		t <sub>он</sub>	Output Hold after Address Change	3		3		3		ns
6		t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	3		3		3		ns
7		t <sub>EHQZ</sub> e	t <sub>HZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
8		t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9		$t_{GHQZ}^{e}$	t <sub>OHZ</sub>	Output Disable to Output Inactive		10		13		15	ns
10		t <sub>ELICC</sub> <sup>b</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11		t <sub>EHICC</sub> <sup>b</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		25		35		45	ns

#### Notes


c: W must be high during SRAM READ cycles

d: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low


e: Measured  $\pm$  200mV from steady state output voltage

f: HSB must remain high during READ and WRITE cycles.

# SRAM READ CYCLE #1: Address Controlled<sup>c,d,f</sup>



# SRAM READ CYCLE #2: E Controlled<sup>c,f</sup>



5

# SRAM WRITE CYCLES #1 & #2


NO		SYMBOLS		DADAMETED	STK14	CA8-25	STK14	CA8-35	STK14CA8-45		UNITS
NO.	#1	#2	Alt.	- PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>wc</sub>	Write Cycle Time	25		35		45		ns
13	t <sub>wLwH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>cw</sub>	Chip Enable to End of Write	20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> <sup>e,g</sup>		t <sub>wz</sub>	Write Enable to Output Disable		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>ow</sub>	Output Active after End of Write	3		3		3		ns

Notes


g: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.

h:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

# SRAM WRITE CYCLE #1: W Controlled<sup>h,f</sup>



# SRAM WRITE CYCLE #2: E Controlled<sup>h,f</sup>



6

# **MODE SELECTION**

Ē	w	G	A <sub>15</sub> - A <sub>0</sub>	MODE	I/O	POWER	NOTES
н	х	х	х	Not Selected	Output High Z	Standby	
L	н	L	х	Read SRAM	Output Data	Active	
L	L	х	х	Write SRAM	Input Data	Active	
L	н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8B45	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Disable	Output Data Output Data Output Data Output Data Output Data Output Data	Active	i, j, k
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4B46	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Autostore Enable	Output Data Output Data Output Data Output Data Output Data Output Data Output Data	Active	i, j, k
L	н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x8FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Store	Output Data Output Data Output Data Output Data Output Data Output High Z	Active ICC2	i, j, k
L	Н	L	0x4E38 0xB1C7 0x83E0 0x7C1F 0x703F 0x4C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile Recall	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	i, j, k

Notes

i: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

7

j: While there are 17 addresses on the STK14CA8, only the lower 16 are used to control software modes


k: I/O state depends on the state of  $\overline{G}$  . The I/O table shown assumes  $\overline{G}$  low.

#### AutoStore<sup>™</sup> /POWER-UP RECALL

NO	NO. SYMBOLS Standard Alternate		SYMBOLS PARAMETER			UNITS	NOTES
NO.				MIN	МАХ	UNITS	NOTES
22	t <sub>HRECALL</sub>		Power-up RECALL Duration		20	ms	I
23	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		12.5	ms	m
24	V <sub>SWITCH</sub>		Low Voltage Trigger Level	2.55	2.65	V	
25	t <sub>VCCRISE</sub>		V <sub>CC</sub> Rise Time	150		μs	

Notes

t<sub>HRECALL</sub> starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>
 m: If an SRAM WRITE has not taken place since the last nonvolatile cycle, no STORE will take place



Note: Read and Write cycles will be ignored during STORE, RECALL and while  $V_{CC}$  is below  $V_{SWITCH}$ .

# SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>n,o</sup>


		SYMBOLS	3		STK14CA8-25 STK14C		CA8-35 STK1		CA8-45			
NO.	E cont	G cont	Alt.	PARAMETER	MIN	MAX	MIN	МАХ	MIN	МАХ	UNITS	NOTES
26	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns	0
27	t <sub>AVEL</sub>	t <sub>AVGL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		0		ns	
28	t <sub>ELEH</sub>	t <sub>GLGH</sub>	t <sub>CW</sub>	Clock Pulse Width	20		25		30		ns	
29	t <sub>ELAX</sub>	t <sub>GLAX</sub>		Address Hold Time	20		20		20		ns	
30	t <sub>RECALL</sub>	t <sub>RECALL</sub>		RECALL Duration		40		40		40	μs	

Notes


n: The software sequence is clocked with  $\overline{E}$  controlled READs or  $\overline{G}$  controlled READs.

o: The six consecutive addresses must be read in the order listed in the Mode Selection Table. W must be high during all six consecutive cycles.

# SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>o</sup>



# SOFTWARE STORE/RECALL CYCLE: G Controlled<sup>o</sup>



9


# HARDWARE STORE CYCLE

NO.	SYMBOLS		SYMBOLS		14CA8	UNITS	NOTES
NO.	Standard	Alternate	FARAMETER	MIN	МАХ	UNITS	NOTES
31	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	р
32	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	
33	t <sub>HLBL</sub>		Hardware STORE Low to STORE Busy		300	ns	

Notes

p: Read and Write cycles in progress before HSB is asserted are given this amount of time to complete.

# HARDWARE STORE CYCLE



# **DEVICE OPERATION**

#### <u>nvSRAM</u>

The STK14CA8 nvSRAM is made up of two functional components paired in the same physical cell. These are a SRAM memory cell and a nonvolatile *QuantumTrap*<sup>™</sup> cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM can be transferred to the nonvolatile cell (the STORE operation), or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture allows all cells to be stored and recalled in parallel. During the STORE and RECALL operations SRAM READ and WRITE operations are inhibited. The STK14CA8 supports unlimited reads and writes just like a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to 1 million STORE operations.

#### SRAM READ

The STK14CA8 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low while  $\overline{W}$  and  $\overline{HSB}$  are high. The address specified on pins A<sub>16-0</sub> determines which of the 131,072 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high, or  $\overline{W}$  or  $\overline{HSB}$  is brought low.




Figure 4: *AutoStore*<sup>™</sup> Mode

#### SRAM WRITE

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and  $\overline{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### AutoStore<sup>™</sup> OPERATION

The STK14CA8 stores data to nvSRAM using one of three storage operations. These three operations are Hardware Store, activated by  $\overline{\text{HSB}}$ , Software Store, actived by an address sequence, and *AutoStore*<sup>TM</sup>, on device power down.

AutoStore<sup>TM</sup> operation is a unique feature of Simtek  $QuantumTrap^{TM}$  technology and is enabled by default on the STK14CA8.

During normal operation, the device will draw current from Vcc to charge a capacitor connected to the Vcap pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the Vcc pin drops below Vswitch, the part will automatically disconnect the Vcap pin from Vcc. A STORE operation will be initiated with power provided by the Vcap capacitor.

Figure 4 shows the proper connection of the storage capacitor (Vcap) for automatic store operation. Refer to the DC CHARACTERISTICS table for the size of Vcap. The voltage on the Vcap pin is driven to 5V by a charge pump internal to the chip. A pull up should be placed on  $\overline{W}$  to hold it inactive during power up.

To reduce unneeded nonvolatile stores, *AutoStore*<sup>TM</sup> and Hardware Store operations will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. The HSB signal can be monitored by the system to detect an *AutoStore*<sup>TM</sup> cycle is in progress.

### HARDWARE STORE (HSB) OPERATION

The STK14CA8 provides the HSB pin for controlling and acknowledging the *STORE* operations. The HSB pin can be used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK14CA8 will conditionally initiate a *STORE* operation after t<sub>DELAY</sub>. An actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The HSB pin also acts as an open drain driver that is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when  $\overline{\text{HSB}}$  is driven low by any means are given time to complete before the *STORE* operation is initiated. After  $\overline{\text{HSB}}$  goes low, the STK14CA8 will continue SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM READ operations may take place. If a WRITE is in progress when  $\overline{\text{HSB}}$  is pulled low it will be allowed a time, t<sub>DELAY</sub>, to complete. However, any SRAM WRITE cycles requested after  $\overline{\text{HSB}}$  goes low will be inhibited until  $\overline{\text{HSB}}$  returns high.

During any *STORE* operation, regardless of how it was initiated, the STK14CA8 will continue to drive the  $\overline{\text{HSB}}$  pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK14CA8 will remain disabled until the  $\overline{\text{HSB}}$  pin returns high.

If HSB is not used, it should be left unconnected.

#### HARDWARE RECALL (POWER-UP)

During power up, or after any low-power condition ( $V_{CC} < V_{SWITCH}$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{HRECALL}$  to complete.

#### SOFTWARE STORE

Data can be transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK14CA8 software *STORE* cycle is initiated by executing sequential  $\overline{E}$  controlled READ cycles from six specific address locations in exact order. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1. Read addres	s 0x4E38	Valid READ
2. Read addres	s 0xB1C7	Valid READ
3. Read addres	s 0x83E0	Valid READ
4. Read addres	s 0x7C1F	Valid READ
5. Read addres	s 0x703F	Valid READ
6. Read addres	s 0x8FC0	Initiate STORE cycle

The software sequence may be clocked with  $\overline{E}$  controlled READs or  $\overline{G}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE *RECALL*

Data can be transferred from the nonvolatile memory to the SRAM by a software address sequence. A software *RECALL* cycle is initiated with a sequence of *READ* operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

1.	Read address	0x4E38	Valid READ
2.	Read address	0xB1C7	Valid READ
3.	Read address	0x83E0	Valid READ
4.	Read address	0x7C1F	Valid READ
5.	Read address	0x703F	Valid READ
6.	Read address	0x4C63	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile elements.

# **PREVENTING** *AUTOSTORE*<sup>™</sup>

The AutoStore<sup>TM</sup> function can be disabled by initiating an AutoStore Disable sequence. A sequence of read operations is performed in a manner similar to the software STORE initiation. To initiate the AutoStore Disable sequence, the following sequence of  $\overline{E}$  controlled read operations must be performed:

1.	Read address	0x4E38	Valid READ
2.	Read address	0xB1C7	Valid READ
3.	Read address	0x83E0	Valid READ
4.	Read address	0x7C1F	Valid READ
5.	Read address	0x703F	Valid READ
6.	Read address	0x8B45	AutoStore Disable

The AutoStore<sup>TM</sup> can be re-enabled by initiating an AutoStore Enable sequence. A sequence of read operations is performed in a manner similar to the software RECALL initiation. To initiate the AutoStore Enable sequence, the following sequence of  $\overline{E}$  controlled read operations must be performed:

Read address	0x4E38	Valid READ
Read address	0xB1C7	Valid READ
Read address	0x83E0	Valid READ
Read address	0x7C1F	Valid READ
Read address	0x703F	Valid READ
Read address	0x4B46	AutoStore Enable
	Read address Read address Read address Read address	Read address0xB1C7Read address0x83E0Read address0x7C1FRead address0x703F

If the *AutoStore*<sup>TM</sup> function is disabled or re-enabled a manual *STORE* operation (Hardware or Software) needs to be issued to save the *AutoStore* state through subsequent power down cycles. The part comes from the factory with *AutoStore*<sup>TM</sup> enabled.

# DATA PROTECTION

The STK14CA8 protects data from corruption during low-voltage conditions by inhibiting all externally initiated STORE and WRITE operations. The low-voltage condition is detected when  $V_{CC} < V_{SWITCH}$ .

If the STK14CA8 is in a WRITE mode (both  $\overline{E}$  and  $\overline{W}$  low ) at power-up, after a *RECALL*, or after a STORE, the WRITE will be inhibited until a negative transition on  $\overline{E}$  or  $\overline{W}$  is detected. This protects against inadvertent writes during power up or brown out conditions.

#### NOISE CONSIDERATIONS

The STK14CA8 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu$ F connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, careful routing of power, ground and signals will reduce circuit noise.

### LOW AVERAGE ACTIVE POWER

CMOS technology provides the STK14CA8 this the benefit of drawing significantly less current when it is cycled at times longer than 50ns. Figure 5 shows the relationship between  $I_{CC}$  and READ/WRITE cycle time. Worst-case current consumption is shown for commercial temperature range,  $V_{CC}$  = 3.6V, and chip enable at maximum frequency. Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK14CA8 depends on the following items:

- 1. The duty cycle of chip enable.
- 2. The overall cycle rate for accesses.
- 3. The ratio of READs to WRITEs.
- 4. The operating temperature.
- 5. The V<sub>CC</sub> level.
- 6. I/O loading.





Figure 5 Current vs. Cycle time

# **ORDERING INFORMATION**



#### **Document Revision History**

Revision	Date	Summary				
0.0	January 2003	Publish new datasheet				
0.1	May 2003	Add 48 pin SSOP, Modify AutoStore drawing (Figure 2), Update Mode Selection Table and Absolute Maximum Ratings, Added G control software store				
0.2	September 2003	Added lead-free lead finish				
	December 2004	Parameter	Old Value	New Value	Notes	
		Vcap Min	10µF	17 µF		
		t <sub>VCCRISE</sub>	NA	150 µs	New Spec	
		I <sub>CC1</sub> Max Com.	35 mA	50 mA	@ 45ns access	
		I <sub>CC1</sub> Max Com.	40 mA	55 mA	@ 35ns access	
		I <sub>CC1</sub> Max Com.	50 mA	65 mA	@ 25ns access	
		I <sub>CC1</sub> Max Ind.	35 mA	55 mA	@ 45ns access	
1.0		I <sub>CC1</sub> Max Ind.	45 mA	60 mA	@ 35ns access	
1.0		I <sub>CC1</sub> Max Ind.	55 mA	70 mA	@ 25ns access	
		I <sub>CC2</sub> Max	1.5 mA	3.0 mA	Com. & Ind.	
		I <sub>CC4</sub> Max	0.5 mA	3 mA	Com & Ind.	
		t <sub>HRECALL</sub>	5 ms	20 ms		
		t <sub>store</sub>	10 ms	12.5 ms		
		t <sub>RECALL</sub>	20µs	40µs		
		t <sub>GLQV</sub>	10ns	12ns	25 ns device	

SIMTEK STK14CA8 Data Sheet, December 2004

Copyright 2004, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the express use of Simtek Customers. No part of this datasheet may be reproduced in any other form or means without express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark or other proprietary right.