$4 \text{ M SRAM} (512\text{-kword} \times 8\text{-bit})$ 

# **HITACHI**

ADE-203-903D (Z) Rev. 3.0 Aug. 24, 1999

### **Description**

The Hitachi HM628512B is a 4-Mbit static RAM organized 512-kword  $\times$  8-bit. It realizes higher density, higher performance and low power consumption by employing 0.35  $\mu$ m Hi-CMOS process technology. The device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II or 600-mil plastic DIP, is available for high density mounting. The HM628512B is suitable for battery backup system.

#### **Features**

• Single 5 V supply

• Access time: 55/70 ns (max)

Power dissipation

— Active: 50 mW/MHz (typ)

— Standby: 10 μW (typ)

• Completely static memory. No clock or timing strobe required

• Equal access and cycle times

• Common data input and output: Three state output

Directly TTL compatible: All inputs and outputs


Battery backup operation



## **Ordering Information**

Type No.	Access time	Package
HM628512BLP-5 HM628512BLP-7	55 ns 70 ns	600-mil 32-pin plastic DIP (DP-32)
HM628512BLP-5SL HM628512BLP-7SL	55 ns 70 ns	
HM628512BLP-5UL HM628512BLP-7UL	55 ns 70 ns	
HM628512BLFP-5 HM628512BLFP-7	55 ns 70 ns	525-mil 32-pin plastic SOP (FP-32D)
HM628512BLFP-5SL HM628512BLFP-7SL	55 ns 70 ns	
HM628512BLFP-5UL HM628512BLFP-7UL	55 ns 70 ns	_
HM628512BLTT-5 HM628512BLTT-7	55 ns 70 ns	400-mil 32-pin plastic TSOP II (TTP-32D)
HM628512BLTT-5SL HM628512BLTT-7SL	55 ns 70 ns	
HM628512BLTT-5UL HM628512BLTT-7UL	55 ns 70 ns	
HM628512BLRR-5 HM628512BLRR-7	55 ns 70 ns	400-mil 32-pin plastic TSOP II reverse (TTP-32DR)
HM628512BLRR-5SL HM628512BLRR-7SL	55 ns 70 ns	
HM628512BLRR-5UL HM628512BLRR-7UL	55 ns 70 ns	


#### **Pin Arrangement**



## **Pin Description**

Pin name	Function
A0 to A18	Address input
I/O0 to I/O7	Data input/output
CS	Chip select
ŌĒ	Output enable
WE	Write enable
V <sub>cc</sub>	Power supply
V <sub>SS</sub>	Ground

#### **Block Diagram**



#### **Function Table**

WE	CS	OE	Mode	V <sub>cc</sub> current	Dout pin	Ref. cycle
×	Н	×	Not selected	I <sub>SB</sub> , I <sub>SB1</sub>	High-Z	_
Н	L	Н	Output disable	I <sub>cc</sub>	High-Z	_
Н	L	L	Read	I <sub>cc</sub>	Dout	Read cycle
L	L	Н	Write	I <sub>cc</sub>	Din	Write cycle (1)
L	L	L	Write	I <sub>cc</sub>	Din	Write cycle (2)

Note: x: H or L

## **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Power supply voltage	V <sub>cc</sub>	-0.5 to +7.0	V
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	$-0.5^{*1}$ to $V_{CC} + 0.3^{*2}$	V
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	-20 to +70	°C
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-20 to +85	°C

Notes: 1. –3.0 V for pulse half-width ≤ 30 ns

2. Maximum voltage is 7.0 V

## **Recommended DC Operating Conditions** ( $Ta = -20 \text{ to } +70^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>cc</sub>	4.5	5.0	5.5	V
	V <sub>ss</sub>	0	0	0	V
Input high voltage	$V_{IH}$	2.2	_	$V_{cc}$ + 0.3	V
Input low voltage	V <sub>IL</sub>	-0.3 <sup>*1</sup>	_	0.8	V

Note: 1. -3.0 V for pulse half-width  $\leq 30 \text{ ns}$ 

DC Characteristics (Ta = 
$$-20$$
 to  $+70$  °C,  $V_{CC} = 5$  V  $\pm 10\%$  ,  $V_{SS} = 0$  V)

Parameter	Symbol	Min	Typ*1	Max	Unit	Test conditions
Input leakage current	I <sub>u</sub>	_	_	1	μΑ	$Vin = V_{SS}$ to $V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	1	μΑ	$\overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}}, \text{V}_{\text{I/O}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CC}}$
Operating power supply current: DC	I <sub>cc</sub>	_	8	15	mA	$\overline{\text{CS}} = \text{V}_{\text{IL}},$ others = $\text{V}_{\text{IH}}/\text{V}_{\text{IL}},  \text{I}_{\text{I/O}} = 0  \text{mA}$
Operating power supply current	I <sub>CC1</sub>	_	40	60	mA	$\frac{\text{Min cycle, duty} = 100\%}{\text{CS}} = V_{\text{IL}}, \text{ others} = V_{\text{IH}}/V_{\text{IL}}$ $I_{\text{I/O}} = 0 \text{ mA}$
Operating power supply current	I <sub>CC2</sub>	_	10	20	mA	$\begin{split} &\text{Cycle time} = 1 \; \mu\text{s}, \\ &\text{duty} = 100\% \\ &\text{I}_{\text{I/O}} = 0 \; \text{mA}, \; \overline{\text{CS}} \leq 0.2 \; \text{V} \\ &\text{V}_{\text{IH}} \geq \text{V}_{\text{CC}} - 0.2 \; \text{V}, \; \text{V}_{\text{IL}} \leq 0.2 \; \text{V} \end{split}$
Standby power supply current: DC	I <sub>SB</sub>	_	1	3	mA	$\overline{CS} = V_{IH}$
Standby power supply current (1): DC	I <sub>SB1</sub>	_	2*2	100*2	μΑ	Vin $\geq$ 0 V, $\overline{\text{CS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}$
		_	<b>2</b> * <sup>3</sup>	50* <sup>3</sup>	μΑ	_
		_	2*4	20*4	μΑ	_
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	$V_{OH}$	2.4	_	_	V	$I_{OH} = -1.0 \text{ mA}$

Notes: 1. Typical values are at  $V_{cc} = 5.0 \text{ V}$ ,  $Ta = +25^{\circ}\text{C}$  and specified loading, and not guaranteed.

- 2. This characteristics is guaranteed only for L version.
- 3. This characteristics is guaranteed only for L-SL version.
- 4. This characteristics is guaranteed only for L-UL version.

#### **Capacitance** (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test conditions
Input capacitance*1	Cin	_	8	pF	Vin = 0 V
Input/output capacitance*1	C <sub>I/O</sub>	_	10	pF	$V_{I/O} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = -20 to +70°C,  $V_{CC}$  = 5 V  $\pm$  10%, unless otherwise noted.)

#### **Test Conditions**

• Input pulse levels: 0.8 V to 2.4 V

• Input rise and fall time: 5 ns

• Input and output timing reference levels: 1.5 V

• Output load: 1 TTL Gate + C<sub>L</sub> (100 pF) (HM628512B-7)

 $1 \text{ TTL Gate} + C_L (50 \text{ pF}) (HM628512B-5)$ 

(Including scope & jig)

#### **Read Cycle**

		HM628512B					
		-5		-7		<del></del>	
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	55	_	70	_	ns	
Address access time	t <sub>AA</sub>	_	55	_	70	ns	
Chip select access time	t <sub>co</sub>	_	55	_	70	ns	
Output enable to output valid	t <sub>OE</sub>	_	25	_	35	ns	
Chip selection to output in low-Z	t <sub>LZ</sub>	10	_	10	_	ns	2
Output enable to output in low-Z	$t_{\scriptscriptstyle OLZ}$	5		5		ns	2
Chip deselection to output in high-Z	t <sub>HZ</sub>	0	20	0	25	ns	1, 2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1, 2
Output hold from address change	t <sub>oH</sub>	10	_	10	_	ns	

#### Write Cycle

ш	MC	20	EA	2R
п	งเก	~~	וכי	70


		-5		-7			
Parameter	Symbol	Min	Max	Min	Max	 Unit	Notes
Write cycle time	t <sub>wc</sub>	55	_	70	_	ns	
Chip selection to end of write	$t_{\scriptscriptstyle \sf CW}$	50	_	60		ns	4
Address setup time	t <sub>AS</sub>	0	_	0		ns	5
Address valid to end of write	t <sub>AW</sub>	50	_	60		ns	
Write pulse width	$t_{\text{WP}}$	40	_	50		ns	3, 12
Write recovery time	$t_{\text{WR}}$	0	_	0	_	ns	6
WE to output in high-Z	t <sub>wHZ</sub>	0	20	0	25	ns	1, 2, 7
Data to write time overlap	t <sub>DW</sub>	25	_	30	_	ns	
Data hold from write time	$t_{DH}$	0	_	0		ns	
Output active from output in high-Z	t <sub>ow</sub>	5	_	5	_	ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1, 2, 7

Notes: 1.  $t_{HZ}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.


- 2. This parameter is sampled and not 100% tested.
- 3. A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CS}$  going low or  $\overline{WE}$  going low. A write ends at the earlier transition of  $\overline{CS}$  going high or  $\overline{WE}$  going high.  $t_{WP}$  is measured from the beginning of write to the end of write.
- 4.  $t_{CW}$  is measured from  $\overline{CS}$  going low to the end of write.
- 5.  $t_{\rm AS}$  is measured from the address valid to the beginning of write.
- 6.  $t_{WR}$  is measured from the earlier of  $\overline{WE}$  or  $\overline{CS}$  going high to the end of write cycle.
- 7. During this period, I/O pins are in the output state so that the input signals of the opposite phase to the outputs must not be applied.
- 8. If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  transition, the output remain in a high impedance state.
- 9. Dout is the same phase of the write data of this write cycle.
- 10. Dout is the read data of next address.
- 11. If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 12. In the write cycle with  $\overline{OE}$  low fixed,  $t_{WP}$  must satisfy the following equation to avoid a problem of data bus contention.  $t_{WP} \ge t_{DW}$  min +  $t_{WHZ}$  max

## **Timing Waveforms**


## Read Timing Waveform $(\overline{WE}=V_{IH})$



## Write Timing Waveform (1) (OE Clock)



#### Write Timing Waveform (2) (OE Low Fixed)




**Low V**<sub>CC</sub> **Data Retention Characteristics** (Ta = -20 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions*4
V <sub>cc</sub> for data retention	$V_{DR}$	2	_	_	V	$\overline{\text{CS}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V, Vin} \ge 0 \text{ V}$
Data retention current	I <sub>CCDR</sub>	_	1* <sup>5</sup>	50* <sup>1</sup>	μΑ	$\frac{V_{CC}}{CS} = 3.0 \text{ V}, \text{ Vin } \ge 0 \text{ V}$ $\overline{CS} \ge V_{CC} - 0.2 \text{ V}$
		_	1* <sup>5</sup>	15* <sup>2</sup>	μΑ	
		_	1* <sup>5</sup>	10*3	μΑ	
Chip deselect to data retention time	$t_{\text{CDR}}$	0	_		ns	See retention waveform
Operation recovery time	$t_R$	$t_{\rm RC}^{*6}$	_	_	ns	

Notes: 1. For L-version and 20  $\mu$ A (max.) at Ta = -20 to +40°C.


- 2. For L-SL-version and 3  $\mu$ A (max.) at Ta = -20 to +40°C.
- 3. For L-UL-version and 3  $\mu$ A (max.) at Ta = -20 to +40°C.
- 4.  $\overline{\text{CS}}$  controls address buffer,  $\overline{\text{VE}}$  buffer,  $\overline{\text{OE}}$  buffer, and Din buffer. In data retention mode, Vin levels (address,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , I/O) can be in the high impedance state.
- 5. Typical values are at  $V_{\text{CC}}$  = 3.0 V, Ta = +25°C and specified loading, and not guaranteed.
- 6.  $t_{RC}$  = read cycle time.

## Low $V_{\text{CC}}$ Data Retention Timing Waveform $(\overline{\text{CS}} \text{ Controlled})$




#### **Package Dimensions**

#### **HM628512BLP Series** (DP-32)




#### Package Dimensions (cont.)

#### HM628512BLFP Series (FP-32D)




#### Package Dimensions (cont.)

#### HM628512BLTT Series (TTP-32D)



#### Package Dimensions (cont.)

#### HM628512BLRR Series (TTP-32DR)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica http:semiconductor.hitachi.com/ **URL** Europe http://www.hitachi-eu.com/hel/ecg

Asia (Singapore) http://www.has.hitachi.com.sg/grp3/sicd/index.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.tw/E/Product/SICD Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany

Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000

Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office

3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre. Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Telex: 40815 HITEC HX

## **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Apr. 24, 1998	Initial issue	M. Higuchi	K. Imato
0.1	Nov. 19, 1998	DC Characteristics $I_{SB1}$ max: $40/20~\mu A$ to $100/50~\mu A$ Low $V_{CC}$ Data Retention Characteristics $I_{CCDR}$ max: $20/10~\mu A$ to $50/15~\mu A$ Change of note1 and 2	S. kunito	K. Imato
1.0	Jan. 13, 1999	Deletion of Preliminary Features Change of Power dissipation Standby: TBD (typ) to 10 μW (typ) DC Characteristics I <sub>SB1</sub> typ: TBD/TBD to 2/2 μA Low V <sub>CC</sub> Data Retention Characteristics I <sub>CCDR</sub> typ: TBD/TBD to 1/1 μA	S. kunito	K. Imato
2.0	Apr. 8, 1999	Addition of L-UL-version DC Characteristics $I_{SB1} \ typ: \ 2/2 \ \mu A \ to \ 2/2/2 \ \mu A$ $I_{SB1} \ max: \ 100/50 \ \mu A \ to \ 100/50/20 \ \mu A$ Addition of note4 $Low \ V_{CC} \ Data \ Retention \ Characteristics$ $I_{CCDR} \ typ: \ 1/1 \ \mu A \ to \ 1/1/1 \ \mu A$ $I_{CCDR} \ max: \ 50/15 \ \mu A \ to \ 50/15/10 \ \mu A$ Addition of note3	S. kunito	K. Makuta
3.0	Aug. 24, 1999	Low $V_{cc}$ Data Retention Characteristics Correct error: $t_R$ unit ms to ns		