

# HT62L256 CMOS 32K×8 Low Power SRAM

#### Features


- Operation voltage: 2.7V~3.3V
- Low power consumption:
- Operating current: 20mA max.
  Standby current: 2µA
- High speed access time: 70ns
- Input levels are LVTTL-compatible

- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 2.0V
- Easy expansion with  $\overline{\text{CS}}$  and  $\overline{\text{OE}}$  options
- 28-pin SOP/TSOP package


## **General Description**

The HT62L256 is a 262,144-bit static random access memory organized into 32,768 words by 8 bits and operating from a low power range of 2.7V to 3.3V supply voltage. It is fabricated with high performance CMOS process that provides both high speed and low power feature with typical standby current of  $2\mu$ A and maximum access time of 70ns. The HT62L256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The HT62L256 supports the JEDEC standard 28-pin SOP and TSOP package.

## **Block Diagram**



## **Pin Assignment**





#### **Pin Description**

Pin Name	I/O	Description	
A0~A14	Ι	Address input pins	
WE	I	Write enable signal pin, active LOW	
ŌĒ	I	Output enable signal pin, active LOW	
CS	I	nip select signal pin, active LOW	
D0~D7	I/O	Data input and output signal pins	
VDD		Positive power supply	
VSS		Negative power supply, ground	

## Absolute Maximum Rating

V <sub>DD</sub> to VSS	0.5V to +3.6V
IN, IN/OUT Voltage to V <sub>SS</sub> –0.5V	v to V <sub>DD</sub> +0.5V
Power Consumption, PT	0.7W

Operating Temperature, $T_{OP}$ 0°C to 70°C	
Storage Temperature (Plastic), Tstg $\dots$ –55°C to 125°C	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### **D.C. Characteristics**

Ta=25°C, V<sub>DD</sub>=3.0V $\pm$ 10%, T<sub>OP</sub>=0°C to 70°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	2.7	3.0	3.3	V
VIL	Input Low Voltage	_	_	0	0.4	V
V <sub>IH</sub>	Input High Voltage	_	0.7×V <sub>DD</sub>		_	V
ILI	Input Leakage Current	V <sub>IN</sub> =0 to V <sub>DD</sub>	_	_	1	μA
I <sub>LO</sub>	Output Leakage Current	$\overline{CS}=V_{IH} \text{ or } \overline{OE}=V_{IH}, \\ V_{OUT}=0 \text{ to } V_{DD}$	_	_	1	μA
V <sub>OL</sub>	Output Low Voltage	V <sub>DD</sub> =Max, I <sub>OL</sub> =2mA	_	_	0.3	V
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> =Min, I <sub>OH</sub> =-1mA	V <sub>DD</sub> -0.3	_	_	V
I <sub>DD</sub>	Operating Current	CS=V <sub>IH</sub> , I <sub>OUT</sub> =0mA	_	_	20	mA
I <sub>SB1</sub>	Standby Current	CS=V <sub>IH</sub> , I <sub>OUT</sub> =0mA	_	_	50	μA
I <sub>SB2</sub>	Power Down Supply Current	$\overline{CS} \geq V_{DD} - 0.2V,  V_{IN} \!\!\geq \!\! 0V$	_	2	10	μA



## Preliminary

## A.C. Characteristics

Ta=25°C, V<sub>DD</sub>= $3.0V\pm10\%$ 

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Read cycle						
t <sub>RC</sub>	Read Cycle Time	70	_	_	ns	
t <sub>AA</sub>	Address Access Time	_	_	70	ns	
t <sub>ACS</sub>	Chip Selection Access Time	_	_	70	ns	
t <sub>AOE</sub>	Output Enable to Valid Outputs	_	_	35	ns	
t <sub>CLZ*</sub>	Chip Selection to Output in Low-Z	10	_	_	ns	
t <sub>OLZ</sub> *	Output Enabled to Output in Low-Z	5	_		ns	
t <sub>CHZ</sub> *	Chip Deselected to Output in High-Z	_	_	25	ns	
t <sub>OHZ</sub> *	Output Disable to Output in High-Z	_	_	25	ns	
t <sub>OH</sub>	Output Hold from Address Change	10	_	_	ns	
Write cyc	le	L.	1		•	
t <sub>WC</sub>	Write Cycle Time	70	_	_	ns	
t <sub>CW</sub>	Chip Selection to End of Write	60	_	_	ns	
t <sub>AS</sub>	Address Setup Time	0	_	_	ns	
t <sub>AW</sub>	Address Valid to End of Write	60	_	_	ns	
t <sub>WP</sub>	Write Pulse Width	50	_	_	ns	
t <sub>WR</sub>	Write Recovery Time	0	_	_	ns	
t <sub>WHZ</sub>	Write to Output in High-Z	_	_	20	ns	
t <sub>DW</sub>	Data Valid to End of Write	30	_	_	ns	
t <sub>DH</sub>	Data Hold from End of Write	0	_	_	ns	
t <sub>OW</sub>	Output Active from End of Write	5	_	_	ns	

Note: 1. A write cycle occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ 

2.  $\overline{\text{OE}}$  may be both high and low in a write cycle

3.  $t_{AS}$  is specified from  $\overline{CS}$  or  $\overline{WE},$  whichever occurs last

4.  $t_{WP}$  is an overlap time of a low  $\overline{CS}$  and a low  $\overline{WE}$ 

5.  $t_{WR},\,t_{DW}$  and  $t_{DH}$  are specified from  $\overline{\text{CS}}$  or  $\overline{\text{WE}},$  whichever occurs first


6.  $t_{\text{WHZ}}$  is specified by the time when DATA OUT is floating and not defined by the output level


7. When the I/O pins are in data output mode, they should not be forced with inverse signals



#### A.C. Test Conditions

Item	Conditions
Input Pulse Level	0V to 3V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Level	1.5V
Output Load	See figures below





tclz, tolz, tchz, twhz and tow

## **Functional Description**

**Operation truth table** 


CS	ŌE	WE	Mode	D0~D7
н	Х	Х	Standby	High-Z
L	Н	Н	Output Disable	High-Z
L	L	Н	Read	Dout
L	Х	L	Write	Din

#### **Data retention characteristics**

Ta=-40°C to 85°C

Symbol	Parameter	Conditions	Min.	Max.	Unit
V <sub>DR</sub>	$V_{DD}$ for Data Retention	$\label{eq:VDD} \left  \begin{array}{l} \overline{CS} \geq V_{DD} {-} 0.2V \\ V_{IN} \geq V_{DD} {-} 0.2V \text{ or } V_{IN} {\leq} 0.2V \end{array} \right.$	2.0	3.3	V
I <sub>CCDR</sub>	Data Retention Current	$\label{eq:VDD} \hline \overrightarrow{CS} \geq V_{DD}  0.2 V \\ V_{IN} \geq V_{DD}  0.2 V \text{ or } V_{IN} \text{\le} 0.2 V \\ \hline \end{matrix}$		2	μA
t <sub>CDR</sub>	Chip Disable Data Retention Time	See retention timing	0		ns
t <sub>R</sub>	Operation Recovery Time	See retention timing	t <sub>RC</sub> *		ns

## Low $V_{\text{DD}}$ data retention timing




Rev. 0.00

4




## **Timing Diagrams**


Read cycle 1 output enable controlled (1)



Read cycle 2 address controlled (1, 2, 4)



Read cycle 3 chip select controlled (1, 3, 4)





Note: 1. WE is high for read cycle

- 2. Device is continuously enabled,  $\overline{CS}=V_{IL}$
- 3. Address is valid prior to or coincident with the  $\overline{\text{CS}}$  transition low
- 4.  $\overline{\mathsf{OE}}$ =V<sub>IL</sub>
- 5. Transition is measured at  $\pm 500 \text{mV}$  from the steady state




HT62L256





Write cycle 2 OE=VIL Fixed (1, 6)






- Note: 1. WE must be high during all address transitions
  - 2. A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$
  - 3.  $t_{WR}$  is measured from the earliest high going edge of  $\overline{CS}$  or  $\overline{WE}$  to the end of the write cycle
  - 4. During this period, I/O pins are in the output state, so the input signals of opposite phase to the outputs should not be applied.
  - 5. If the  $\overline{\text{CS}}$  low transition occurs simultaneously or after with the  $\overline{\text{WE}}$  low transition, the outputs remain in a high impedance state
  - 6.  $\overline{OE}$  is continuously low ( $\overline{OE}=V_{IL}$ )
  - 7.  $\mathsf{D}_{\mathsf{OUT}}$  is at the same phase as the write data of this write cycle
  - 8. D<sub>OUT</sub> is the read data of the next address
  - 9. If CS is low during this period, then the I/O pins are in the output state and the data input signals of the opposite phase to the outputs should not be applied
  - 10. Transition is measured at  $\pm 500 \text{mV}$  from the steady state



## Package Information

28-pin SOP (330mil) outline dimensions






Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	453		477
В	326	_	336
С	14	_	20
C′	700		728
D	92	_	104
E	_	50	_
F	4	_	_
G	32		38
Н	4	_	12
α	0°		10°



#### 28-pin TSOP (8×13.4) outline dimensions



Symbol	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A		_	1.25	
A1	0.08	_	0.18	
A2	0.95	_	1.05	
b		0.20	—	
D	11.70	_	11.90	
H <sub>D</sub>	13.20	_	13.60	
E	7.90	_	8.10	
е		0.55	_	
L	_	0.50	_	
L1		0.8	_	
θ	0°		5°	

9

Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

#### Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2002 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.