pn: 408-935-7777, F. www.nanoamp.com





4Mb Ultra-Low Power Asynchronous CMOS SRAM 256K × 16 bit

Overview

The N04L163WC2A is an integrated memory device containing a 4 Mbit Static Random Access Memory organized as 262,144 words by 16 bits. The device is designed and fabricated using NanoAmp's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable $(\overline{CE1}$ and CE2) controls and output enable (\overline{OE}) to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N04L163WC2A is optimal for various applications where low-power is critical such as battery backup and hand-held devices. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 256Kb x 16 SRAMs


Features

- Single Wide Power Supply Range 2.3 to 3.6 Volts
- Very low standby current 4.0µA at 3.0V (Typical)
- Very low operating current
 2.0mA at 3.0V and 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 3.0V and 1µs (Typical)
- Simple memory control
 Dual Chip Enables (CE1 and CE2)
 Byte control for independent byte operation
 Output Enable (OE) for memory expansion
- Low voltage data retention Vcc = 1.8V
- Very <u>fast</u> output enable access time 25ns OE access time
- · Automatic power down to standby mode
- TTL compatible three-state output driver
- Compact space saving BGA package available

Product Family

| Part Number | Package Type | Operating Temperature | Power Supply (Vcc) | Speed Options | Standby Current (I _{SB}), Typical | Operating Current (Icc), Typical |
|---------------|--------------------|--------------------------|--------------------------|------------------|---------------------------------------------------|----------------------------------------|
| N04L163WC2AB | 48 - BGA | | | | | |
| N04L163WC2AT | 44 - TSOP II | 10001 | 2 2)/ 2 6)/ | 7000 @ 2.7\/ | 4 | 2 1 1 1 |
| N04L163WC2AB2 | 48 - BGA Green | -40°C to +85°C | 2.30 - 3.60 | 7011S @ 2.7V | 4 μΑ | 2 mA @ 1MHz |
| N04L163WC2AT2 | 44 - TSOP II Green | | | | | |

Pin Configuration




| | 1 | 2 | 3 | 4 | 5 | 6 |
|---|-------------------|-------------------|-----------------|-----------------|------------------|------------------|
| Α | В | ŌE | A ₀ | A ₁ | A ₂ | CE2 |
| В | I/O ₈ | UB | A ₃ | A ₄ | CE1 | I/O ₀ |
| С | I/O ₉ | I/O ₁₀ | A ₅ | A ₆ | I/O ₁ | I/O ₂ |
| D | v_{ss} | I/O ₁₁ | A ₁₇ | A ₇ | I/O ₃ | v_{cc} |
| Е | v_{cc} | I/O ₁₂ | NC | A ₁₆ | I/O ₄ | V _{SS} |
| F | I/O ₁₄ | I/O ₁₃ | A ₁₄ | A ₁₅ | I/O ₅ | I/O ₆ |
| G | I/O ₁₅ | NC | A ₁₂ | A ₁₃ | WE | I/O ₇ |
| Н | NC | A ₈ | A ₉ | A ₁₀ | A ₁₁ | NC |

48 Pin BGA (top) 6 x 8 mm

Pin Descriptions

| Pin Name | Pin Function |
|-------------------------------------|-------------------------|
| A ₀ -A ₁₇ | Address Inputs |
| WE | Write Enable Input |
| CE1, CE2 | Chip Enable Input |
| ŌĒ | Output Enable Input |
| LB | Lower Byte Enable Input |
| UB | Upper Byte Enable Input |
| I/O ₀ -I/O ₁₅ | Data Inputs/Outputs |
| V _{CC} | Power |
| V _{SS} | Ground |
| NC | Not Connected |



Functional Description

| CE1 | CE2 | WE | OE | UB | LB | I/O ₀ - I/O ₁₅ ¹ | MODE | POWER |
|-----|-----|----|-------|----------------|----------------|---------------------------------------------------|----------------------|---------|
| Н | Х | Х | Х | Х | Х | High Z | Standby ² | Standby |
| Х | L | Χ | Χ | Х | Χ | High Z | Standby ² | Standby |
| L | Н | Х | Х | Н | Н | High Z | Standby | Standby |
| L | Н | L | X^3 | L ¹ | L ¹ | Data In | Write ³ | Active |
| L | Н | Н | L | L ¹ | L ¹ | Data Out | Read | Active |
| L | Н | Н | Н | L ¹ | L ¹ | High Z | Active | Active |

^{1.} When $\overline{\text{UB}}$ and $\overline{\text{LB}}$ are in select mode (low), I/O₀ - I/O₁₅ are affected as shown. When $\overline{\text{LB}}$ only is in the select mode only I/O₀ - I/O₇ are affected as shown. When $\overline{\text{UB}}$ is in the select mode only I/O₈ - I/O₁₅ are affected as shown.

Capacitance¹

| Item | Symbol | Test Condition | Min | Max | Unit |
|-------------------|------------------|--------------------------------------------------------|-----|-----|------|
| Input Capacitance | C _{IN} | V _{IN} = 0V, f = 1 MHz, T _A = 25°C | | 8 | pF |
| I/O Capacitance | C _{I/O} | V _{IN} = 0V, f = 1 MHz, T _A = 25°C | | 8 | pF |

^{1.} These parameters are verified in device characterization and are not 100% tested $\frac{1}{2}$

^{2.} When the device is in standby mode, control inputs $(\overline{WE}, \overline{OE}, \overline{UB},$ and $\overline{LB})$, address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

^{3.} When $\overline{\text{WE}}$ is invoked, the $\overline{\text{OE}}$ input is internally disabled and has no effect on the circuit.

Absolute Maximum Ratings¹

| Item | Symbol | Rating | Unit |
|-------------------------------------------------|---------------------|------------------------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN,OUT} | -0.3 to V _{CC} +0.3 | V |
| Voltage on V_{CC} Supply Relative to V_{SS} | V _{CC} | -0.3 to 4.5 | V |
| Power Dissipation | P_{D} | 500 | mW |
| Storage Temperature | T _{STG} | -40 to 125 | °C |
| Operating Temperature | T _A | -40 to +85 | °C |
| Soldering Temperature and Time | T _{SOLDER} | 260°C, 10sec | °C |

^{1.} Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Operating Characteristics (Over Specified Temperature Range)

| Item | Symbol | Test Conditions | Min. | Typ ¹ | Max | Unit |
|--------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------------------------------------------------------------------------------------|----------------------|------------------|----------------------|------|
| Supply Voltage | V _{CC} | | 2.3 | 3.0 | 3.6 | V |
| Data Retention Voltage | V_{DR} | Chip Disabled ³ | 1.8 | | 3.6 | V |
| Input High Voltage | V _{IH} | | 1.8 | | V _{CC} +0.3 | V |
| Input Low Voltage | V _{IL} | | -0.3 | | 0.6 | V |
| Output High Voltage | V _{OH} | I _{OH} = 0.2mA | V _{CC} -0.2 | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = -0.2mA | | | 0.2 | V |
| Input Leakage Current | ILI | V_{IN} = 0 to V_{CC} | | | 0.5 | μА |
| Output Leakage Current | I _{LO} | OE = V _{IH} or Chip Disabled | | | 0.5 | μА |
| Read/Write Operating Supply Current @ 1 µs Cycle Time ² | I _{CC1} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 2.0 | 3.0 | mA |
| Read/Write Operating Supply Current @ 70 ns Cycle Time ² | I _{CC2} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 10.0 | 16.0 | mA |
| Page Mode Operating Supply Current @ 70ns Cycle Time ² (Refer to Power Savings with Page Mode Operation diagram) | I _{CC3} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0 | | 4.0 | | mA |
| Read/Write Quiescent Operating Supply Current ³ | I _{CC4} | V_{CC} =3.6 V, V_{IN} = V_{IH} or V_{IL} Chip Enabled, I_{OUT} = 0, f = 0 | | | 2.0 | mA |
| Maximum Standby Current ³ | I _{SB1} | $V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$, $V_{CC} = 3.6$ V | | 4.0 | 20.0 | μА |
| Maximum Data Retention Current ³ | I _{DR} | Vcc = 1.8V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, t_A = 85°C | | | 10 | μА |

^{1.} Typical values are measured at Vcc=Vcc Typ., T_A =25°C and not 100% tested.

^{2.} This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

^{3.} This device assumes a standby mode if the chip is disabled $\overline{(CE1)}$ high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A0-A3 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


Timing Test Conditions

| Item | |
|------------------------------------------|------------------------------|
| Input Pulse Level | $0.1 V_{CC}$ to $0.9 V_{CC}$ |
| Input Rise and Fall Time | 5ns |
| Input and Output Timing Reference Levels | 0.5 V _{CC} |
| Output Load | CL = 30pF |
| Operating Temperature | -40 to +85 °C |


Timing


| | | | -7 | 70 | | Units | |
|--------------------------------------|---------------------------------------|-------|--------------|------|-------|-------|--|
| Item | Symbol | 2.3 - | 2.3 - 2.65 V | | 3.6 V | | |
| | | Min. | Max. | Min. | Max. | | |
| Read Cycle Time | t _{RC} | 85 | | 70 | | ns | |
| Address Access Time | t _{AA} | | 85 | | 70 | ns | |
| Chip Enable to Valid Output | t _{CO} | | 85 | | 70 | ns | |
| Output Enable to Valid Output | t _{OE} | | 30 | | 25 | ns | |
| Byte Select to Valid Output | t _{LB} , t _{UB} | | 85 | | 70 | ns | |
| Chip Enable to Low-Z output | t _{LZ} | 10 | | 10 | | ns | |
| Output Enable to Low-Z Output | t _{OLZ} | 5 | | 5 | | ns | |
| Byte Select to Low-Z Output | t _{LBZ} , t _{UBZ} | 10 | | 10 | | ns | |
| Chip Disable to High-Z Output | t _{HZ} | 0 | 20 | 0 | 20 | ns | |
| Output Disable to High-Z Output | t _{OHZ} | 0 | 20 | 0 | 20 | ns | |
| Byte Select Disable to High-Z Output | t _{LBHZ} , t _{UBHZ} | 0 | 20 | 0 | 20 | ns | |
| Output Hold from Address Change | t _{OH} | 10 | | 10 | | ns | |
| Write Cycle Time | t _{WC} | 85 | | 70 | | ns | |
| Chip Enable to End of Write | t _{CW} | 50 | | 50 | | ns | |
| Address Valid to End of Write | t _{AW} | 50 | | 50 | | ns | |
| Byte Select to End of Write | t _{LBW} , t _{UBW} | 50 | | 50 | | ns | |
| Write Pulse Width | t _{WP} | 40 | | 40 | | ns | |
| Address Setup Time | t _{AS} | 0 | | 0 | | ns | |
| Write Recovery Time | t _{WR} | 0 | | 0 | | ns | |
| Write to High-Z Output | t _{WHZ} | | 20 | | 20 | ns | |
| Data to Write Time Overlap | t _{DW} | 40 | | 40 | | ns | |
| Data Hold from Write Time | t _{DH} | 0 | | 0 | | ns | |
| End Write to Low-Z Output | t _{OW} | 5 | | 5 | | ns | |


Timing of Read Cycle ($\overline{CE1} = \overline{OE} = V_{IL}$, $\overline{WE} = CE2 = V_{IH}$)




Timing Waveform of Read Cycle (WE=V_{IH})










Note:

- 1. All dimensions in inches (Millimeters)
- 2. Package dimensions exclude molding flash



J TYP → e BOTTOM VIEW

000000

000000

- 2. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 3. A1 BALL PAD CORNER I.D. TO BE MARKED BY INK.

Dimensions (mm)

| D | Е | e = 0.75 | | | | BALL MATRIX | |
|--------|--------|----------|-------|-------|-------|----------------|--|
| | _ | SD | SE | J | K | TYPE | |
| 6±0.10 | 8±0.10 | 0.375 | 0.375 | 1.125 | 1.375 | FULL | |

T2 = 44-pin TSOP II Green Package (RoHS Compliant) B2 = 48-ball BGA Green Package (RoHS Compliant)

N04L163WC2AX-XX I Performance T = 44-pin TSOP II B = 48-ball BGA

Revision History

| Revision | Date | Change Description |
|----------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| А | Jan. 2001 | Initial Preliminary Release |
| В | Dec. 2001 | Part number change from EM256J16, modified Overview and Features, added Page Mode Operation diagram, revised Operating Characteristics table, Package diagram, Functional Description table and Ordering Information diagram |
| С | Nov. 2002 | Replaced Isb and Icc on Product Family table with typical values |
| D | February 2003 | Added 55ns sort |
| Е | August 2004 | Removed 55ns sort |
| F | Oct 2004 | Added Pb-Free and Green Package Option |
| G | Nov. 2005 | Removed Pb-Free Pkg., added Green Pkg and RoHS Compliant was added |

© 2001 - 2002 Nanoamp Solutions, Inc. All rights reserved.

NanoAmp Solutions, Inc. ("NanoAmp") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. NanoAmp does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

NanoAmp makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does NanoAmp assume any liability arising out of the application or use of any product or circuit described herein. NanoAmp does not authorize use of its products as critical components in any application in which the failure of the NanoAmp product may be expected to result in significant injury or death, including life support systems and critical medical instruments.