

# STK12C68 8K x 8 AutoStore™ nvSRAM QuantumTrap™ CMOS Nonvolatile Static RAM

#### FEATURES

- 20ns, 25ns, 35ns and 45ns Access Times
- "Hands-off" Automatic *STORE* with External 68µF Capacitor on Power Down
- STORE to EEPROM Initiated by Hardware, Software or AutoStore<sup>™</sup> on Power Down
- *RECALL* to SRAM Initiated by Software or Power Restore
- 10mA Typical I<sub>cc</sub> at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention in EEPROM
- Single 5V + 10% Operation
- Not Sensitive to Power On/Off Ramp Rates
- No Data Loss from Undershoot
- Commercial and Industrial Temperatures
- 28-Pin SOIC and DIP Packages

#### DESCRIPTION

The Simtek STK12C68 is a fast static RAM with a nonvolatile, electrically erasable PROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent, nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) can take place automatically on power down. A 68µF or larger capacitor tied from  $V_{CAP}$  to ground guarantees the STORE operation, regardless of power-down slew rate or loss of power from "hot swapping". Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on restoration of power. Initiation of STORE and RECALL cycles can also be software controlled by entering specific read sequences. A hardware STORE may be initiated with the HSB pin.

BLOCK DIAGRAM		PI
		V <sub>CAP</sub> A <sub>12</sub> A <sub>7</sub> A <sub>6</sub>
EEPROM ARRAY 128 x 512	CONTROL	A <sub>5</sub> A <sub>4</sub> A <sub>3</sub>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	STORE/ RECALL CONTROL	A <sub>2</sub> A <sub>1</sub> A <sub>0</sub> DQ <sub>0</sub> DQ <sub>1</sub> DQ <sub>2</sub> V <sub>SS</sub>
	SOFTWARE C A0-A12	PIN
DQ <sub>0</sub> DQ <sub>1</sub> DQ <sub>2</sub> DQ <sub>3</sub> DQ <sub>4</sub> DQ <sub>5</sub> DQ <sub>6</sub> DQ <sub>7</sub> DQ <sub>7</sub> COLUMN I/O COLUMN DEC A <sub>0</sub> A <sub>1</sub> A <sub>2</sub> A <sub>3</sub> A <sub>4</sub> A <sub>10</sub>	G	

#### PIN CONFIGURATIONS

V <sub>CAP</sub> □	1	28		
A <sub>12</sub> 🗆	2	27	W	
A <sub>7</sub>	3	26	HSB	
A <sub>6</sub>	4	25	🗆 A <sub>8</sub>	
A <sub>5</sub>	5	24	A9	
$A_4 \square$	6	23	□ A <sub>11</sub>	
A3 🗆	7	22	G	
$A_2 \square$	8	21	□ A <sub>10</sub>	
A <sub>1</sub> 🗆	9	20		
A <sub>0</sub> 🗆	10	19		
$DQ_0 \square$	11	18	DQ <sub>6</sub>	28 - 300 PDIP
DQ <sub>1</sub>	12	17	$\Box DQ_5$	28 - 600 PDIP
$DQ_2 \square$	13	16	$\Box DQ_4$	28 - 350 SOIC
V <sub>SS</sub> 🗆	14	15	$\Box DQ_3$	
				28 - 300 CDIP

#### **PIN NAMES**

A <sub>0</sub> - A <sub>12</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
W	Write Enable
G	Output Enable
HSB	Hardware Store Busy (I/O)
V <sub>CCX</sub>	Power (+ 5V)
V <sub>CAP</sub>	Capacitor
V <sub>SS</sub>	Ground

#### ABSOLUTE MAXIMUM RATINGS<sup>a</sup>

Voltage on Input Relative to $V_{SS}$ –0.6V to ( $V_{CC}$ + 0.5V)
Voltage on $DQ_{0-7}$ or $\overline{HSB}$ 0.5V to (V <sub>CC</sub> + 0.5V)
Temperature under Bias
Storage Temperature65°C to 150°C
Power Dissipation 1W
DC Output Current (1 output at a time, 1s duration) 15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## $(V_{CC} = 5.0V \pm 10\%)^{b, f}$

#### DC CHARACTERISTICS

CYMDOL	DADAMETED	СОММ	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub> c	Average V <sub>CC</sub> Current		100 90		N/A 90	mA mA	$t_{AVAV} = 20$ ns
			90 75		90 75	mA	$t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns
			65		65	mA	$t_{AVAV} = 45$ ns
$I_{CC_2}^{d}$	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max
I <sub>CC3</sub> c	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I <sub>CC4</sub> <sup>d</sup>	Average V <sub>CAP</sub> Current during <i>AutoStore</i> ™ Cycle		2		2	mA	All Inputs Don't Care
I <sub>SB1</sub> e	Average V <sub>CC</sub> Current		32		N/A	mA	$t_{AVAV} = 20ns, \ \overline{E} \ge V_{IH}$
	(Standby, Cycling TTL Input Levels)		27		28	mA	$t_{AVAV} = 25 \text{ns}, \overline{E} \ge V_{IH}$
			23 20		24 21	mA mA	$t_{AVAV} = 35ns, \overline{E} \ge V_{IH}$
			20		21	ma	$t_{AVAV} = 45$ ns, $\overline{E} \ge V_{IH}$
I <sub>SB2</sub> e	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		1.5		1.5	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> – .5	0.8	V <sub>SS</sub> – .5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA except HSB
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA except HSB
V <sub>BL</sub>	Logic "0" Voltage on HSB Output		0.4		0.4	V	I <sub>OUT</sub> = 3mA
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C	

Note b: The STL12C68-20 requires  $V_{CC} = 5.0V \pm 5\%$  supply to operate at specified speed. Note c:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note d:  $I_{CC}$  and  $I_{CC}$  are the average currents required for the duration of the respective *STORE* cycles ( $t_{STORE}$ ). Note e:  $E \ge V_{IH}$  will fot produce standby current levels until any nonvolatile cycle in progress has timed out. Note f:  $V_{CC}$  reference levels throughout this datasheet refer to  $V_{CCX}$  if that is where the power supply connection is made, or  $V_{CAP}$  if  $V_{CCX}$  is connected to ground.

#### AC TEST CONDITIONS

Input Pu	lse Levels	0V to 3V
Input Ris	se and Fall Times	≤5ns
Input and	d Output Timing Reference Levels	1.5V
Output L	.oad	See Figure 1

#### **CAPACITANCE**<sup>g</sup> $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V

Note g: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

#### SRAM READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^{b, f}$ 


NO.	SYMBO	DLS	PARAMETER	STK12	C68-20	STK12	C68-25	STK12	C68-35	STK12C68-45		UNITS
NO.	#1, #2	Alt.	FARAIMETER		MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		20		25		35		45	ns
2	t <sub>AVAV</sub> h	t <sub>RC</sub>	Read Cycle Time	20		25		35		45		ns
3	t <sub>AVQV</sub> i	t <sub>AA</sub>	Address Access Time		22		25		35		45	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		8		10		15		20	ns
5	t <sub>AXQX</sub> i	t <sub>OH</sub>	Output Hold after Address Change	5		5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		5		ns
7	t <sub>EHQZ</sub> j	t <sub>HZ</sub>	Chip Disable to Output Inactive		7		10		13		15	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		0		ns
9	t <sub>GHQZ</sub> j	t <sub>OHZ</sub>	Output Disable to Output Inactive		7		10		13		15	ns
10	t <sub>ELICCH</sub> g	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	t <sub>EHICCL</sub> g	t <sub>PS</sub>	Chip Disable to Power Standby		25		25		35		45	ns

Note h:  $\overline{W}$  and  $\overline{HSB}$  must be high during SRAM READ cycles.


Note i: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both low.

Note j: Measured  $\pm$  200mV from steady state output voltage.

#### SRAM READ CYCLE #1: Address Controlled<sup>h, i</sup>



## SRAM READ CYCLE #2: E Controlled<sup>h</sup>




#### SRAM WRITE CYCLES #1 & #2

 $(V_{CC}$  = 5.0V  $\pm$  10%)<sup>b, f</sup>


	:	SYMBOLS		DADAMETED	STK12	C68-20	STK12C68-25		STK12C68-35		STK12C68-45		UNITS
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	20		25		35		45		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	15		20		25		30		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	15		20		25		30		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	8		10		12		15		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	15		20		25		30		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		0		0		0		ns
20	t <sub>WLQZ</sub> <sup>j, k</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		7		10		13		15	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		5		5		5		ns

Note k: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state. Note I:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions. Note m: HSB must be high during SRAM WRITE cycles.

#### SRAM WRITE CYCLE #1: W Controlled<sup>I, m</sup>



SRAM WRITE CYCLE #2: E Controlled<sup>I, m</sup>



 $(V_{CC} = 5.0V \pm 10\%)^{b, f}$ 

#### HARDWARE MODE SELECTION

Ē	w	HSB	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
Н	Х	Н	Х	Not Selected	Output High Z	Standby	
L	н	Н	Х	Read SRAM	Output Data	Active	р
L	L	Н	Х	Write SRAM	Input Data	Active	
Х	х	L	Х	Nonvolatile STORE	Output High Z	I <sub>CC2</sub>	n
L	н	н	0000 1555 0AAA 1FFF 10F0 0F0F	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	o, p
L	н	н	0000 1555 0AAA 1FFF 10F0 0F0E	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	Active	o, p

Note n: HSB STORE operation occurs only if an SRAM WRITE has been done since the last nonvolatile cycle. After the STORE (if any) completes, the part will go into standby mode, inhibiting all operations until HSB rises.

Note o: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle. Note p: I/O state assumes  $\overline{G} \leq V_{IL}$ . Activation of nonvolatile cycles does not depend on state of  $\overline{G}$ .


#### HARDWARE STORE CYCLE

NO.	SYM	BOLS	PARAMETER	STK1	STK12C68		NOTES
NO.	Standard	Alternate	FAKAMETER	MIN	MAX	UNITS	NOTES
22	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms	j, q
23	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	j, r
24	t <sub>RECOVER</sub>	t <sub>HHQX</sub>	Hardware STORE High to Inhibit Off		700	ns	q, s
25	t <sub>HLHX</sub>		Hardware STORE Pulse Width	15		ns	
26	t <sub>HLBL</sub>		Hardware STORE Low to Store Busy		300	ns	

Note q:  $\overline{\underline{E}}$  and  $\overline{\underline{G}}$  low for output behavior. Note r:  $\overline{\underline{E}}$  and  $\overline{\underline{G}}$  low and  $\overline{W}$  high for output behavior.

Note s: t<sub>RECOVER</sub> is only applicable after t<sub>STORE</sub> is complete.

#### HARDWARE STORE CYCLE




#### AutoStore™/POWER-UP RECALL

 $(V_{CC} = 5.0V \pm 10\%)^{b, f}$ 

NO.	SYMI	BOLS	PARAMETER	STK1	2C68	UNITS	NOTES
NO.	Standard	Alternate		MIN	MAX	UNITS	
27	t <sub>RESTORE</sub>		Power-up RECALL Duration		550	μs	t
28	t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms	q, r, u
29	t <sub>VSBL</sub>		Low Voltage Trigger (V <sub>SWITCH</sub> ) to HSB Low		300	ns	m
30	t <sub>DELAY</sub>	t <sub>BLQZ</sub>	Time Allowed to Complete SRAM Cycle	1		μs	q
31	V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V	
32	V <sub>RESET</sub>		Low Voltage Reset Level		3.9	V	

Note t:  $\frac{t_{RESTORE}}{HSB}$  starts from the time V<sub>CC</sub> rises above V<sub>SWITCH</sub>. Note u: HSB is asserted low for 1µs when V<sub>CAP</sub> drops through V<sub>SWITCH</sub>. If an SRAM WRITE has not taken place since the last nonvolatile cycle, HSB will be released and no STORE will take place.

#### AutoStore™/POWER-UP RECALL



#### SOFTWARE-CONTROLLED STORE/RECALL CYCLE<sup>w</sup>


 $(V_{CC}$  = 5.0V  $\pm$  10%)<sup>b, f</sup>

NO.	SYMBOLS		PARAMETER	STK12C68-20		STK12C68-25		STK12C68-35		STK12C68-45			NOTES
	Standard	Alternate	PARAMETER	MIN	MAX	MIN	МАХ	MIN	MAX	MIN	MAX	UNITS	UNITS NOTES
33	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	20		25		35		45		ns	q
34	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up Time	0		0		0		0		ns	v
35	t <sub>ELEH</sub>	t <sub>CW</sub>	Clock Pulse Width	15		20		25		30		ns	v
36	t <sub>ELAX</sub>		Address Hold Time	15		20		20		20		ns	v
37	t <sub>RECALL</sub>		RECALL Duration		20		20		20		20	μs	

Note v: The software sequence is clocked with  $\overline{E}$  controlled READs.

Note w: The six consecutive addresses must be in the order listed in the Hardware Mode Selection Table: (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a *STORE* cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a *RECALL* cycle. W must be high during all six consecutive cycles.

### SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>w</sup>



## **DEVICE OPERATION**

The STK12C68 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

#### NOISE CONSIDERATIONS

The STK12C68 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately  $0.1\mu$ F connected between V<sub>CAP</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### SRAM READ

The STK12C68 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  and HSB are high. The address specified on pins A<sub>0-12</sub> determines which of the 8,192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high, or  $\overline{W}$  or HSB is brought low.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low and HSB is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  will be written into the memory if it is valid  $t_{DVWH}$ before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$ before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes low.

#### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CAP} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CAP}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK12C68 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between  $\overline{W}$  and system V<sub>cc</sub> or between  $\overline{E}$  and system V<sub>cc</sub>.

#### SOFTWARE NONVOLATILE STORE

The STK12C68 software *STORE* cycle is initiated by executing sequential  $\overline{E}$  controlled READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence, or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE cycle

The software sequence must be clocked with  $\overline{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of  $\overline{E}$  controlled READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

#### AutoStore<sup>™</sup> OPERATION

The STK12C68 can be powered in one of three modes.


During normal *AutoStore*<sup>TM</sup> operation, the STK12C68 will draw current from V<sub>CCX</sub> to charge a capacitor connected to the V<sub>CAP</sub> pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the V<sub>CAP</sub> pin drops below V<sub>SWITCH</sub>, the part will automatically disconnect the V<sub>CAP</sub> pin from V<sub>CCX</sub> and initiate a *STORE* operation.

Figure 2 shows the proper connection of capacitors for automatic store operation. A charge storage capacitor having a capacity of between  $68\mu$ F and  $220\mu$ F ( $\pm$  20%) rated at 6V should be provided.

In system power mode (Figure 3), both  $V_{CCX}$  and  $V_{CAP}$  are connected to the + 5V power supply without the 68µF capacitor. In this mode the *AutoStore*<sup>TM</sup> function of the STK12C68 will operate on the stored system charge as power goes down. The user must, however, guarantee that  $V_{CCX}$  does not drop below 3.6V during the 10ms *STORE* cycle.

If an automatic *STORE* on power loss is not required, then  $V_{CCX}$  can be tied to ground and + 5V applied to  $V_{CAP}$  (Figure 4). This is the *AutoStore*<sup>TM</sup> Inhibit mode, in which the *AutoStore*<sup>TM</sup> function is disabled. If the STK12C68 is operated in this configuration, references to  $V_{CCX}$  should be changed to  $V_{CAP}$ throughout this data sheet. In this mode, *STORE* operations may be triggered through software control or the HSB pin. It is not permissable to change between these three options "on the fly".

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving HSB low will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place. An optional pull-up resistor is shown connected to HSB. This can be used to signal the system that the *AutoStore*<sup>TM</sup> cycle is in progress.



Inhibit Mode

\*If HSB is not used, it should be left unconnected.

## HSB OPERATION

The STK12C68 provides the HSB pin for controlling and acknowledging the *STORE* operations. The HSB pin is used to request a hardware *STORE* cycle. When the HSB pin is driven low, the STK12C68 will conditionally initiate a *STORE* operation after  $t_{DELAY}$ ; an actual *STORE* cycle will only begin if a WRITE to the SRAM took place since the last *STORE* or *RECALL* cycle. The HSB pin acts as an open drain driver that is internally driven low to indicate a busy condition while the *STORE* (initiated by any means) is in progress.

SRAM READ and WRITE operations that are in progress when HSB is driven low by any means are given time to complete before the *STORE* operation is initiated. After HSB goes low, the STK12C68 will continue SRAM operations for  $t_{DELAY}$ . During  $t_{DELAY}$  multiple SRAM READ operations may take place. If a WRITE is in progress when HSB is pulled low it will be allowed a time,  $t_{DELAY}$  to complete. However, any SRAM WRITE cycles requested after HSB goes low will be inhibited until HSB returns high.

The HSB pin can be used to synchronize multiple STK12C68s while using a single larger capacitor. To operate in this mode the HSB pin should be connected together to the HSB pins from the other STK12C68s. An external pull-up resistor to + 5V is required since HSB acts as an open drain pull down. The  $V_{CAP}$  pins from the other STK12C68 parts can be tied together and share a single capacitor. The capacitor size must be scaled by the number of devices connected to it. When any one of the STK12C68s detects a power loss and asserts HSB, the common HSB pin will cause all parts to request a *STORE* cycle (a *STORE* will take place in those STK12C68s that have been written since the last nonvolatile cycle).

During any *STORE* operation, regardless of how it was initiated, the STK12C68 will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of the *STORE* operation the STK12C68 will remain disabled until the HSB pin returns high.

If  $\overline{\text{HSB}}$  is not used, it should be left unconnected.

#### PREVENTING STORES

The *STORE* function can be disabled on the fly by holding HSB high with a driver capable of sourcing 30mA at a V<sub>OH</sub> of at least 2.2V, as it will have to overpower the internal pull-down device that drives HSB low for 20µs at the onset of a *STORE*. When the STK12C68 is connected for *AutoStore*<sup>TM</sup> operation (system V<sub>CC</sub> connected to V<sub>CCX</sub> and a 68µF capacitor on V<sub>CAP</sub>) and V<sub>CC</sub> crosses V<sub>SWITCH</sub> on the way down, the STK12C68 will attempt to pull HSB low; if HSB doesn't actually get below V<sub>IL</sub>, the part will stop trying to pull HSB low and abort the *STORE* attempt.


#### HARDWARE PROTECT

The STK12C68 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated *STORE* operations and SRAM WRITES are inhibited.

AutoStore<sup>TM</sup> can be completely disabled by tying  $V_{CCX}$  to ground and applying + 5V to  $V_{CAP}$ . This is the AutoStore<sup>TM</sup> Inhibit mode; in this mode, STOREs are only initiated by explicit request using either the software sequence or the HSB pin.

#### LOW AVERAGE ACTIVE POWER

The STK12C68 draws significantly less current when it is cycled at times longer than 50ns. Figure 5 shows the relationship between  $I_{CC}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{CC} = 5.5V$ , 100% duty cycle on chip enable). Figure 6 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK12C68 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the  $V_{cc}$  level; and 7) I/O loading.



#### **ORDERING INFORMATION**

