

MicroConverter[®], Small Package 12-Bit ADC with Embedded FLASH MCU


ADuC814

FUNCTIONAL BLOCK DIAGRAM

FEATURES Analog I/O 6-Channel 247 kSPS ADC **12-Bit Resolution ADC High Speed Data Capture Mode** Programmable Reference via On-Chip DAC for Low Level Inputs ADC Performance Down to VREF of 0.1 V **Dual-Voltage Output DACs** 12-Bit Resolution, 15 µs Settling Time Memory 8 KBytes On-Chip Flash/EE Program Memory 640 Bytes On-Chip Flash/EE Data Memory Flash/EE, 100-Year Retention, 100 K Cycles **Endurance** Three Levels of Flash/EE Program Memory Security In-Circuit Serial Download (No External Hardware Required) 256 Bytes On-Chip Data RAM 8051 Based Core 8051 Compatible Instruction Set 32 kHz External Crystal On-Chip Programmable PLL (16.78 MHz Max) **Three 16-Bit Timer/Counters** 11 Programmable I/O Lines **11 Interrupt Sources, Two Priority Levels** Power Specified for 3 V and 5 V Operation Normal: 3 mA @ 3 V (Core CLK = 2.1 MHz) Power-Down: 15 µA at 3 V (32 kHz Running) **On-Chip Peripherals** Power-On Reset Circuit (No Need for External POR Device) Temperature Monitor (±1.5°C) **Precision Voltage Reference** Time Interval Counter (Wake-Up/RTC Timer) **UART Serial I/O** SPI®/I²C® Compatible Serial I/O Watchdog Timer (WDT) and Power Supply Monitor (PSM) **Package and Temperature Range** 28-Lead TSSOP 4.4 mm × 9.7 mm Body Package Fully Specified for -40°C to +125°C Operation **APPLICATIONS Optical Networking-Laser Power Control Base Station Systems-Power Amplifier Bias Control Precision Instruments and Smart Sensors Battery-Powered Systems and General Precision** System Monitors

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.



GENERAL DESCRIPTION

The ADuC814 is a fully integrated 247 kSPS 12-bit data acquisition system incorporating a high performance multichannel ADC, an 8-bit MCU, and program/data Flash/EE memory on a single chip.

This low power device operates from a 32 kHz crystal with an on-chip PLL generating a high frequency clock of 16.78 MHz. This clock is in turn routed through a programmable clock divider from which the MCU core clock operating frequency is generated.

The microcontroller core is an 8052 and is therefore 8051instruction-set compatible. 8 Kbytes of nonvolatile Flash/EE program memory are provided on-chip. 640 bytes of nonvolatile Flash/EE data memory and 256 bytes of RAM are also integrated on-chip.

The ADuC814 also incorporates additional analog functionality with dual 12-bit DACs, a power supply monitor, and a band gap reference.

On-chip factory firmware supports in-circuit serial download and debug modes (via UART), as well as the single-pin emulation mode via the DLOAD pin. The ADuC814 is supported by a QuickStart[™] development system. This is a full featured low cost system, consisting of PC-based (Windows[®] compatible) hardware and software development tools.

The part operates from a single 3 V or 5 V supply over the extended temperature range -40° C to $+125^{\circ}$ C. When operating from 3 V supplies, the power dissipation for the part is below 10 mW. The ADuC814 is housed in a 28-lead TSSOP package.

MicroConverter is a registered trademark of Analog Devices, Inc. SPI is a registered trademark of Motorola Inc. I²C is a registered trademark of Phillips Corporation. QuickStart is a trademark of Analog Devices, Inc. Windows is a registered trademark of Microsoft Corporation.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781/329-4700
 www.analog.com

 Fax: 781/326-8703
 © Analog Devices, Inc., 2002

 $\begin{array}{l} \textbf{ADuC814} - \textbf{SPECIFICATIONS}^{1} (\text{AV}_{\text{DD}} = \text{DV}_{\text{DD}} = 2.7 \text{ V to } 3.3 \text{ V or } 4.5 \text{ V to } 5.5 \text{ V. } \text{V}_{\text{REF}} = 2.5 \text{ V Internal Reference.} \\ \textbf{XTAL1/XTAL2} = 32.768 \text{ kHz Crystal. All specifications } \textbf{T}_{\text{MIN}} \text{ to } \textbf{T}_{\text{MAX}}, \text{ unless otherwise noted.} \end{array}$

Parameter	$V_{DD} = 5 V$	$V_{DD} = 3 V$	Unit	Test Conditions
ADC CHANNEL SPECIFICATIONS				
A GRADE				
DC ACCURACY ^{2, 3}				f _{SAMPLE} = 147 kHz
Resolution	12	12	Bits	
Integral Nonlinearity	±2	±2	LSB max	2.5 V Internal Reference
	±1	±1	LSB typ	
Differential Nonlinearity	± 4	± 4	LSB max	2.5 V Internal Reference
	±2	±2	LSB typ	
Integral Nonlinearity	±2.5	±2.5	LSB typ	1 V External Reference
Differential Nonlinearity	±5	±5	LSB typ	1 V External Reference
CALIBRATED ENDPOINT ERRORS ^{4, 5}				
Offset Error	±5	±5	LSB max	
Offset Error Match	±1	±1	LSB typ	
Gain Error	±5	±5	LSB max	
Gain Error Match	±1	±1	LSB typ	
DYNAMIC PERFORMANCE				$f_{IN} = 10 \text{ kHz}$ Sine Wave $f_{SAMPLE} = 147 \text{ kHz}$
Signal-to-Noise Ratio (SNR) ⁶	62.5	62.5	dB typ	ISAMPLE - I + / KIIZ
Total Harmonic Distortion (THD)	-65	-65	dB typ	
Peak Harmonic or Spurious Noise	-65	-65	dB typ	
Channel-to-Channel Crosstalk ⁷	-80	-80	dB typ	
B GRADE				
DC ACCURACY ^{2, 3}				C _ 147.111
	10	10	D'.	$f_{SAMPLE} = 147 \text{ kHz}$
Resolution	12	12	Bits	2.5 M Internal Deferring
Integral Nonlinearity	± 1	± 1	LSB max	2.5 V Internal Reference
Difference into New York and	± 0.3	±0.3	LSB typ	2.5 M Internal Defense
Differential Nonlinearity	± 0.9 ± 0.25	$\pm 0.9 \\ \pm 0.25$	LSB max	2.5 V Internal Reference
Integral Nonlinearity ¹³	± 0.25 ± 1.5	± 0.25 ± 1.5	LSB typ LSB max	1 V External Reference
Differential Nonlinearity ¹³	+1.5/-0.9	± 1.5 +1.5/-0.9	LSB max	1 V External Reference
Code Distribution	1	1	LSB max LSB typ	ADC Input Is a DC Voltage
	1	1		ADC linput is a DC voltage
CALIBRATED ENDPOINT ERRORS ^{4, 5}			LOD	
Offset Error	±2	±3	LSB max	
Offset Error Match	±1	± 1	LSB typ	
Gain Error Gain Error Match	± 2 ± 1	$\begin{array}{c} \pm 3\\ \pm 1\end{array}$	LSB max LSB typ	
	±1	<u> </u>	LЗБ typ	
DYNAMIC PERFORMANCE				$f_{IN} = 10 \text{ kHz}$ Sine Wave $f_{SAMPLE} = 147 \text{ kHz}$
Signal-to-Noise Ratio (SNR) ⁶	71	71	dB typ	
Total Harmonic Distortion (THD)	-85	-85	dB typ	
Peak Harmonic or Spurious Noise	-85	-85	dB typ	
Channel-to-Channel Crosstalk ⁷	-80	-80	dB typ	
ANALOG INPUT				
Input Voltage Ranges	0 to V _{REF}	0 to V _{REF}	V	
Leakage Current	±1	±1	μA max	
Input Capacitance	32	32	pF typ	
TEMPERATURE MONITOR ⁸				
Voltage Output at 25°C	650	650	mV typ	
Voltage TC	-2	-2	mV/°C typ	
Accuracy	±3	±3	°C typ	Internal 2.5 V V _{REF}
Accuracy	±1.5	±1.5	°C typ	External 2.5 V V _{REF}

Parameter	$V_{DD} = 5 V$	$V_{DD} = 3 V$	Unit	Test Conditions
DAC CHANNEL SPECIFICATIONS				DAC Load to AGND $R_L = 10 \text{ k}\Omega$, $C_L = 100 \text{ pF}$
DC ACCURACY ⁹				
Resolution	12	12	Bits	
Relative Accuracy	±3	±3	LSB typ	
Differential Nonlinearity ¹⁰	-1	-1	LSB max	Guaranteed Monotonic
	$\pm 1/2$	$\pm 1/2$	LSB typ	
Offset Error	±50	±50	mV max	V _{REF} Range
Gain Error	±1	±1	% max	V _{REF} Range
	±1	±1	% typ	AV _{DD} Range
Gain Error Mismatch	0.5	0.5	% typ	Of Full Scale on DAC1
ANALOG OUTPUTS				
Voltage Range_0	0 to V _{REF}	0 to V _{REF}	V	DAC V_{REF} = 2.5 V
Voltage Range_1	0 to V _{DD}	0 to V _{DD}	V	DAC $V_{REF} = V_{DD}$
Output Impedance	0.5	0.5	Ωtyp	
I _{SINK}	50	50	μA typ	
DAC AC SPECIFICATIONS			PE- JF	
Voltage Output Settling Time	15	15		Full-Scale Settling Time to
Voltage Output Setting Time	15	15	μs typ	within 1/2 LSB of Final
				Value
Disitel to Analog Clitch Energy	10	10	a Vo true	
Digital-to-Analog Glitch Energy	10	10	nVs typ	1 LSB Change at Major Carry
REFERENCE INPUT/OUTPUT REFERENCE OUTPUT ¹¹				
Output Voltage (V _{REF})	2.5	2.5	V	
Accuracy	±2.5	±2.5	% max	Of V _{REF} Measured at the
-				CREF Pin
Power Supply Rejection	47	57	dB typ	
Reference Temperature Coefficient	± 100	± 100	ppm/°C typ	
Internal V _{REF} Power-On Time	80	80	ms typ	
EXTERNAL REFERENCE INPUT ¹²				
Voltage Range $(V_{REF})^{13}$	0.1	0.1	V min	
	V _{DD}	V _{DD}	V max	
Input Impedance	20	20	kΩ typ	
Input Leakage	10	10	µA max	Internal Band Gap Deselected
1				via ADCCON2.6
POWER SUPPLY MONITOR (PSM)				
V_{DD} Trip Point Selection Range	2.63	2.63	V	
DD The Folle Science and Funge	2.93	2.93	v	
	3.08	3.08	V	Four Trip Points Selectable
	4.63	4.63	v	in this Range Programmed
	4.05	4.05	, v	via TP1-0 in PSMCON
V _{DD} Power Supply Trip Point Accuracy	±3.5	±3.5	% max	
WATCHDOG TIMER (WDT) ¹³				
Time-Out Period	0	0	ms min	Nine Time-Out Periods
Time-Out Teriou	2000	2000	ms max	Selectable in this Range
	2000	2000	IIIS IIIAX	Programmed via PRE3-0 in
				WDCON
12				
LOGIC INPUTS ¹³				
All Inputs Except SCLOCK, RESET,				
and XTAL1				
V _{INL} , Input Low Voltage	0.8	0.4	V max	
V _{INH} , Input High Voltage	2.0	2.0	V min	

ADuC814 SPECIFICATIONS (continued)

Parameter	$V_{DD} = 5 V$	$V_{DD} = 3 V$	Unit	Test Conditions
SCLOCK and RESET Only ¹³				
(Schmitt-Triggered Inputs)				
V _{T+}	1.3	0.95	V min	
	3.0	2.5	V max	
V_{T-}	0.8	0.4	V min	
-	1.4	1.1	V max	
$V_{T^+} - V_{T^-}$	0.3	0.3	V min	
1. 1	0.85	0.85	V max	
INPUT CURRENTS				
P1.2–P1.7, DLOAD	±10	±10	μA max	$V_{IN} = 0 V \text{ or } V_{DD}$
SCLOCK ¹⁴	-10	-3	µA min	$V_{IN} = 0 V$, Internal Pull-Up
	-40	-15	µA max	$V_{IN} = 0$ V, Internal Pull-Up
	± 10	±10	µA max	$V_{\rm IN} = V_{\rm DD}$
RESET	± 10 ± 10	± 10 ± 10	μA max	$V_{IN} = V_{DD}$ $V_{IN} = 0 V$
NEOL I	20	10	μA min	$V_{IN} = 5 V$, 3 V Internal Pull-Down
	105	35	μA max	$V_{IN} = 5 V, 3 V$ Internal Pull-Down
D1 0 D1 1 Dout 2	$\pm 10^{-5}$	±10	·	
P1.0, P1.1, Port 3 (includes MISO MOSI/SDATA and \overline{SS})			μA max	$V_{IN} = 5 V, 3 V$
(includes MISO, MOSI/SDATA, and \overline{SS})	±1	± 1	μA typ	
	-180	-70	μA min	$V_{IN} = 2 V, V_{DD} = 5 V, 3 V$
	-660	-200	μA max	
	-360	-100	μA typ	
	-20	-5	μA min	$V_{IN} = 450 \text{ mV}, V_{DD} = 5 \text{ V}, 3 \text{ V}$
	-75	-25	μA max	
	-38	-12	μA typ	
INPUT CAPACITANCE	5	5	pF typ	All Digital Inputs
CRYSTAL OSCILLATOR (XTAL1 AND XTAL2) Logic Inputs, XTAL1 Only V _{INL} , Input Low Voltage V _{INH} , Input High Voltage XTAL1 Input Capacitance XTAL2 Output Capacitance	0.8 3.5 18 18	0.4 2.5 18 18	V typ V typ pF typ pF typ	
DIGITAL OUTPUTS	10	10	PI CJP	
Output High Voltage (V _{OH}) Output Low Voltage (V _{OL})	2.4	2.4	V min	$I_{SOURCE} = 1.6 \text{ mA}$
P1.0 and P1.1	0.4	0.4	V max	$I_{SINK} = 10 \text{ mA}, T_{MAX} = 85^{\circ}\text{C}$
P1.0 and P1.1	0.4	0.4	V max	$I_{\text{SINK}} = 8 \text{ mA}, T_{\text{MAX}} = 125^{\circ}\text{C}$
SCLOCK, MISO, MOSI	0.4	0.4	V max	$I_{\text{SINK}} = 4 \text{ mA}$
All Other Outputs	0.4	0.4	V max	$I_{\text{SINK}} = 1.6 \text{ mA}$
MCU CORE CLOCK				
MCU Clock Rate	131.1	131.1	kHz	Clock Rate Generated via
Mee clock Rate	16.78	16.78	MHz	On-Chip PLL, Programmable
	10.70	10.76	IVII IZ	via CD2-0 in PLLCON
START-UP TIME				
At Power-On	500	500	ms typ	
From Idle Mode	100	100	μs typ	
From Power-Down Mode	100	100		OSC_PD Bit = 0 in PLLCON SFR
Oscillator Running				
Wake-Up with INT0 Interrupt	100	100	μs typ	
Wake-Up with SPI/I ² C Interrupt	100	100	μs typ	
Wake-Up with TIC Interrupt	100	100	μs typ μs typ	
Wake-Up with External RESET	3	3	ms typ	
	,	,	In the typ	

Parameter	$V_{DD} = 5 V$	$V_{DD} = 3 V$	Unit	Test Conditions
START-UP TIME (continued)				
Oscillator Powered Down ¹⁵				OSC_PD Bit = 1 in PLLCON
Wake-Up with SPI/I ² C Interrupt	150	400	ms typ	
Wake-Up with TIC Interrupt	150	400	ms typ	
Wake-Up with External RESET	150	400	ms typ	
After External RESET in Normal Mode	3	3	ms typ	
After WDT Reset in Normal Mode	3	3	ms typ	Controlled via WDCON
FLASH/EE MEMORY RELIABILITY CHARACTERISTICS ¹⁶				
Endurance ¹⁷	100,000	100,000	cycles min	
Data Retention ¹⁸	100,000	100,000	years min	
	100	100	years mm	
POWER REQUIREMENTS ^{19, 20}				
Power Supply Voltages				
$AV_{DD}/DV_{DD} - AGND$		2.7	V min	$AV_{DD}/DV_{DD} = 3 V$ Nominal
		3.3	V max	
	4.5		V min	$AV_{DD}/DV_{DD} = 5 V$ Nominal
	5.5		V max	
Power Supply Currents – Normal Mode				
DV _{DD} Current ¹³	5	2.5	mA max	Core CLK = 2.097 MHz (CD Bits in PLLCON = 3)
	4	2	mA typ	
AV _{DD} Current ¹³	1.7	1.7	mA max	
DV _{DD} Current	20	10	mA max	Core CLK = 16.78 MHz (max)
	16	8	mA typ	(CD Bits in PLLCON = 0)
AV _{DD} Current	1.7	1.7	mA max	(CD DItS III I ELECOIN = 0)
	3.5			$C_{ana} \subset \mathbf{I} \mathbf{K} = 121.2 \text{ hHz} (min)$
DV _{DD} Current ¹³		1.5	mA max	Core CLK = 131.2 kHz (min)
	2.8	1.2	mA typ	(CD Bits in PLLCON = 7)
AV _{DD} Current	1.7	1.7	mA max	
Power Supply Currents – Idle Mode				
DV _{DD} Current ¹³	1.7	1.2	mA max	Core CLK = 2.097 MHz (CD Bits in PLLCON = 3)
	1.5	1	mA typ	
AV _{DD} Current ¹³	0.15	0.15	mA max	
DV _{DD} Current ¹³	6	3	mA max	Core CLK = 16.78 MHz (max)
	4	2.5	mA typ	(CD Bits in PLLCON = 0)
AV _{DD} Current ¹³	0.15	0.15	mA max	
DV_{DD} Current ¹³	1.25	1	mA max	Core CLK = $131 \text{ kHz} (\text{min})$
	1.1	0.7	mA typ	(CD Bits in PLLCON = 7)
AV _{DD} Current ¹³	0.15	0.15	mA max	
Power Supply Currents – Power-Down Mode	0.15	0.15	max	Core CLK = 2.097 MHz or
Tower Suppry Currents – Tower-Down Wode				16.78 MHz
				(CD Bits in PLLCON = 3 or 0)
DV _{DD} Current ¹³		20	μA max	Oscillator ON
	40	14	μA typ	
AV _{DD} Current	1	1	μA typ	
DV _{DD} Current		15	μA max	Oscillator OFF
	20	10	μA typ	
AV _{DD} Current	1	1	μA typ	
Typical Additional Power Supply Currents				Core CLK = 2.097 MHz,
TE STATE				(CD Bits in PLLCON = 3)
				$AV_{DD} = DV_{DD} = 5 V$
PSM Peripheral	50		μA typ	
ADC	1.5			
			mA typ	
DAC	150		μA typ	

ADuC814 SPECIFICATIONS (continued)

NOTES

¹Temperature range -40°C to +125°C.

²ADC linearity is guaranteed when operating in nonpipelined mode, i.e., ADC conversion followed sequentially by a read of the ADC result. ADC linearity is also guaranteed during normal MicroConverter core operation.

 3 ADC LSB size = V_{REF}/2^12, i.e., for 2.5 V, 1 LSB = 610 μ V and for External V_{REF} = 1 V, 1 LSB = 244 μ V.

⁴Offset and gain error and offset and gain error match are measured after factory calibration.

⁵Based on external ADC system components, the user may need to execute a system calibration to remove additional external channel errors and achieve these specifications.

⁶SNR calculation includes distortion and noise components.

⁷Channel-to-channel crosstalk is measured on adjacent channels.

⁸The temperature monitor will give a measure of the die temperature directly; air temperature can be inferred from this result.

⁹DAC linearity is calculated using:

Reduced Code Range of 48 to 4095, 0 to V_{REF} Range.

Reduced Code Range of 48 to 3950, 0 to V_{DD} Range.

DAC output load = $10 \text{ k}\Omega$ and 100 pF.

¹⁰DAC differential nonlinearity specified on 0 to V_{REF} and 0 to V_{DD} ranges.

¹¹ Power-up time for the internal reference will be determined by the value of the decoupling capacitor chosen for both the VREF and CREF pins.

¹²When using an external reference device, the internal band gap reference input can be bypassed by setting the ADCCON1.6 bit. In this mode, the VREF and CREF pins need to be shorted together for correct operation.

¹³These numbers are not production tested but are guaranteed by design and/or characterization data on production release.

¹⁴Pins configured in I²C compatible mode or SPI mode; pins configured as digital inputs during this test.

¹⁵These typical specifications assume no loading on the XTAL2 pin. Any additional loading on the XTAL2 pin will increase the power-on times.

¹⁶Flash/EE memory reliability characteristics apply to both the Flash/EE program memory and the Flash/EE data memory.

¹⁷Endurance is qualified to 100 Kcycles as per JEDEC STD. 22 method A117 and measured at -40°C, +25°C, and +125°C; typical endurance at +25°C is 700 Kcycles.
 ¹⁸Retention lifetime equivalent at junction temperature (Tj) = 55°C as per JEDEC STD. 22 method A117. Retention lifetime based on an activation energy of 0.6e V will derate with junction temperature.

¹⁹ Power supply current consumption is measured in normal, idle, and power-down modes under the following conditions:

Normal Mode: Reset and all digital I/O pins = open circuit, core clk changed via CD Bits in PLLCON, and core executing internal software loop. Idle Mode: Reset and all digital I/O pins = open circuit, core clk changed via CD Bits in PLLCON, PCON.0 = 1, and core execution suspended in idle mode. Power-Down Mode: Reset and all other digital I/O pins = open circuit, core clk changed via CD Bits in PLLCON, PCON.1 = 1, core execution suspended in Power-Down Mode, and OSC turned ON or OFF via OSC_PD Bit (PLLCON.7) in PLLCON SFR.

²⁰DV_{DD} power supply current will increase typically by 3 mA (3 V operation) and 10 mA (5 V operation) during a Flash/EE memory program or erase cycle.

Specifications subject to change without notice.

Purchase of licensed I^2C components of Analog Devices or one of its sublicensed associated companies conveys a license for the purchaser under the Phillips I^2C Patent Rights to use the ADuC814 in an I^2C system, provided that the system conforms to the I^2C standard specifications as defined by Phillips.

TIMING SPECIFICATIONS^{1, 2, 3} ($AV_{DD} = 2.7 V \text{ to } 3.6 V \text{ or } 4.75 V \text{ to } 5.25 V$, $DV_{DD} = 2.7 V \text{ to } 3.6 V \text{ or } 4.75 V \text{ to } 5.25 V$; all specifications T_{MIN} to T_{MAX} , unless otherwise noted.)

		32.768 k	32.768 kHz External Crystal			
Parameter		Min	Тур	Max	Unit	Figure
CLOCK INP	UT (External Clock Driven XTAL1)					
t _{CK}	XTAL1 Period		30.52		μs	1
t _{CKL}	XTAL1 Width Low		15.16		μs	1
t _{CKH}	XTAL1 Width High		15.16		μs	1
t _{CKR}	XTAL1 Rise Time		20		ns	1
t _{CKF}	XTAL1 Fall Time		20		ns	1
1/t _{CORE}	ADuC814 Core Clock Frequency ⁴	0.131		16.78	MHz	
t _{CORE}	ADuC814 Core Clock Period ⁵		0.476		μs	
t _{CYC}	ADuC814 Machine Cycle Time ⁶	0.72	5.7	91.55	μs	

NOTES

 1 AC inputs during testing are driven at DV_{DD} – 0.5 V for a Logic 1 and 0.45 V for a Logic 0. Timing measurements are made at V_{IH} min for a Logic 1, and V_{IL} max for a Logic 0, as shown in Figure 2.

 2 For timing purposes, a port pin is no longer floating when a 100 mV change from the load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs, as shown in Figure 2.

 3 CLOAD for all outputs = 80 pF, unless otherwise noted.

⁴ADuC814 internal PLL locks onto a multiple 512 times the external crystal frequency of 32.768 kHz to provide a stable 16.777216 MHz internal clock for the system. The core can operate at this frequency or at a binary submultiple called Core_CLK, selected via the PLLCON SFR.

⁵This number is measured at the default Core_CLK operating frequency of 2.09 MHz.

⁶ADuC814 machine cycle time is nominally defined as 12/Core_CLK.




Figure 1. XTAL1 Input




Figure 2. Timing Waveform Characteristics

ADuC814 TIMING SPECIFICATIONS (continued)

		16.78 MHz Core_CLK		Variable Core_CLK					
Parameter		Min	Тур	Max	Min	Тур	Max	Unit	Figure
UART TIM	IING (Shift Register Mode)								
t _{XLXL}	Serial Port Clock Cycle Time		715			12t _{CORE}		μs	3
t _{QVXH}	Output Data Setup to Clock	463			10t _{CORE} -	133		ns	3
t _{DVXH}	Input Data Setup to Clock	252			$2t_{CORE} + 1$	33		ns	3
t _{XHDX}	Input Data Hold after Clock	0			0			ns	3
t _{XHQX}	Output Data Hold after Clock	22			2t _{CORE} - 1	17		ns	3




Figure 3. UART Timing in Shift Register Mode

Parameter	Parameter		Тур	Max	Unit	Figure
SPI MAST	TER MODE TIMING (CPHA = 1)					
t _{SL}	SCLOCK Low Pulsewidth*		630		ns	4
t _{SH}	SCLOCK High Pulsewidth*		630		ns	4
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns	4
t _{DSU}	Data Input Setup Time before SCLOCK Edge	100			ns	4
t _{DHD}	Data Input Hold Time after SCLOCK Edge	100			ns	4
t _{DF}	Data Output Fall Time		10	25	ns	4
t _{DR}	Data Output Rise Time		10	25	ns	4
t _{SR}	SCLOCK Rise Time		10	25	ns	4
t _{SF}	SCLOCK Fall Time		10	25	ns	4

*Characterized under the following conditions: a. Core clock divider Bits CD2, CD1, and CD0 in PLLCON SFR set to 0, 1, and 1, respectively, i.e., core clock frequency = 2.09 MHz. b. SPI bit rate selection Bits SPR1 and SPR0 in SPICON SFR set to 0 and 0, respectively.




Figure 4. SPI Master Mode Timing (CPHA = 1)

ADuC814 TIMING SPECIFICATIONS (continued)

Parameter		Min	Тур	Max	Unit	Figure
SPI MAST	ER MODE TIMING (CPHA = 0)					
t _{SL}	SCLOCK Low Pulsewidth*		630		ns	5
t _{SH}	SCLOCK High Pulsewidth*		630		ns	5
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns	5
t _{DOSU}	Data Output Setup before SCLOCK Edge			150	ns	5
t _{DSU}	Data Input Setup Time before SCLOCK Edge	100			ns	5
t _{DHD}	Data Input Hold Time after SCLOCK Edge	100			ns	5
t _{DF}	Data Output Fall Time		10	25	ns	5
t _{DR}	Data Output Rise Time		10	25	ns	5
t _{SR}	SCLOCK Rise Time		10	25	ns	5
t _{SF}	SCLOCK Fall Time		10	25	ns	5

*Characterized under the following conditions: a. Core clock divider Bits CD2, CD1, and CD0 in PLLCON SFR set to 0, 1, and 1, respectively, i.e., core clock frequency = 2.09 MHz. b. SPI bit rate selection Bits SPR1 and SPR0 in SPICON SFR set to 0 and 0, respectively.




Figure 5. SPI Master Mode Timing (CPHA = 0)

Parameter	Parameter SPI SLAVE MODE TIMING (CPHA = 1)		Тур	Max	Unit	Figure
SPI SLAVI						
t _{SS}	SS to SCLOCK Edge	0			ns	6
t _{SL}	SCLOCK Low Pulsewidth		330		ns	6
t _{SH}	SCLOCK High Pulsewidth		330		ns	6
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns	6
t _{DSU}	Data Input Setup Time before SCLOCK Edge	100			ns	6
t _{DHD}	Data Input Hold Time after SCLOCK Edge	100			ns	6
t _{DF}	Data Output Fall Time		10	25	ns	6
t _{DR}	Data Output Rise Time		10	25	ns	6
t _{SR}	SCLOCK Rise Time		10	25	ns	6
t _{SF}	SCLOCK Fall Time		10	25	ns	6
t _{SFS}	SS High after SCLOCK Edge	0			ns	6




Figure 6. SPI Slave Mode Timing (CPHA = 1)

Parameter	r	Min	Тур	Max	Unit	Figure
SPI SLAVI	E MODE TIMING (CPHA = 0)					
t _{SS}	SS to SCLOCK Edge	0			ns	7
t _{SL}	SCLOCK Low Pulsewidth		330		ns	7
t _{SH}	SCLOCK High Pulsewidth		330		ns	7
t _{DAV}	Data Output Valid after SCLOCK Edge			50	ns	7
t _{DSU}	Data Input Setup Time before SCLOCK Edge		100		ns	7
t _{DHD}	Data Input Hold Time after SCLOCK Edge	100			ns	7
t _{DF}	Data Output Fall Time		10	25	ns	7
t _{DR}	Data Output Rise Time		10	25	ns	7
t _{SR}	SCLOCK Rise Time		10	25	ns	7
t _{SF}	SCLOCK Fall Time		10	25	ns	7
t _{SSR}	SS to SCLOCK Edge			50	ns	7
t _{DOSS}	Data Output Valid after SS Edge			20	ns	7
t _{SFS}	SS High after SCLOCK Edge	0			ns	7




Figure 7. SPI Slave Mode Timing (CPHA = 0)

ABSOLUTE MAXIMUM RATINGS¹

 $(T_A = 25^{\circ}C, unless otherwise noted.)$

AV _{DD} to AGND $\dots \dots \dots$
DV_{DD} to AGND
AV_{DD} to DV_{DD}
AGND to $DGND^2$
Analog Input Voltage to AGND ³ -0.3 V to AV _{DD} + 0.3 V
Reference Input Voltage to AGND $\dots -0.3 \text{ V}$ to $\text{AV}_{\text{DD}} + 0.3 \text{ V}$
Analog Input Current (Indefinite)
Reference Input Current (Indefinite)
Digital Input Voltage to DGND $\dots -0.3 \text{ V}$ to $\text{DV}_{\text{DD}} + 0.3 \text{ V}$
Digital Output Voltage to DGND \dots -0.3 V to DV _{DD} + 0.3 V
Operating Temperature Range40°C to +85°C
Storage Temperature Range
Junction Temperature
θ_{IA} Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec) 220°C

DGND 1 28 DV_{DD} DLOAD 2 27 XTAL2 26 XTAL1 P3.0/RXD 3 P3.1/TXD 4 25 SCLOCK P3.2/INT0 5 24 P3.7/MOSI P3.3/INT1 23 P3.6/MISO 6 ADuC814 22 P3.5/T1/SS/EXTCLK P3.4/T0/CONVST 7 TOP VIEW P1.0/T2 8 (Not to Scale) 21 P1.7/ADC5/DAC1 P1.1/T2EX 9 20 P1.6/ADC4/DAC0 19 P1.5/ADC3 RESET 10 P1.2/ADC0 11 18 P1.4/ADC2 17 CREF P1.3/ADC1 12 16 VREF AV_{DD} 13

15 AGND

AGND 14

PIN CONFIGURATION 28-Lead TSSOP

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²AGND and DGND are shorted internally on the ADuC814.

³Applies to P1.2 to P1.7 pins operating in analog or digital input modes.

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option
ADuC814ARU	-40°C to +125°C	Thin Shrink Small Outline Package	RU-28
ADuC814BRU	-40°C to +125°C	Thin Shrink Small Outline Package	RU-28

QuickStart Development System Model	Description
EVAL-ADuC814QS	Development System for the ADuC814 MicroConverter Contains: • Evaluation Board • Serial Port Cable • Windows Serial Downloader (WSD) • Windows Debugger (DeBug) • Windows ADuC814 Simulator (ADSIM) • Windows ADC Analysis Software Program (WASP) • 8051 Assembler (Metalink) • Example Code • Documentation

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADuC814 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN FUNCTION DESCRIPTIONS

Pin No.	Mnemonic	Type*	Function
1	DGND	S	Digital Ground. Ground reference point for the digital circuitry.
2	DLOAD	Ι	Enables Debug/Serial Download Mode when pulled high through a resistor on power-on or RESET. In this mode, DLOAD may also be used as an external emulation I/O pin, and therefore, the voltage level at this pin must not be changed during this mode of operation since it may cause an emulation interrupt that will halt code execution. User code is executed when this pin is pulled low on power-on or RESET.
3-7	P3.0-P3.4	I/O	P3.0–P3.4 are bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state, can be used as inputs. As inputs, Port 3 pins being pulled externally low will source current because of the internal pull-up resistors. When driving a 0-to-1 output transition, a strong pull-up is active during S1 of the instruction cycle. Port 3 pins also have various secondary functions that are described below.
3	P3.0/RXD	I/O	Receiver Data Input (Asynchronous) or Data Input/Output (Synchronous) in Serial (UART) Mode
4	P3.1/TXD	I/O	Transmitter Data Output (Asynchronous) or Clock Output (Synchronous) in Serial (UART) Mode
5	P3.2/INT0	I/O	Interrupt 0 programmable edge or level triggered interrupt input, that can be programmed to one of two priority levels. This pin can also be used as a gate control input to Timer 0.
6	P3.3/INT1	I/O	Interrupt 1 programmable edge or level triggered interrupt input, that can be programmed to one of two priority levels. This pin can also be used as a gate control input to Timer 1.
7	P3.4/T0/CONVST	I/O	Timer/Counter 0 Input and External Trigger Input for ADC Conversion Start
8-9	P1.0–P1.1	I/O	P1.0–P1.1 are bidirectional port pins with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state, can be used as inputs. As inputs, Port 1 pins being pulled externally low will source current because of the internal pull-up resistors. When driving a 0-to-1 output transition, a strong pull-up is active during S1 of the instruction cycle. Port 1 pins also have various secondary functions that are described below.
8	P1.0/T2	I/O	Timer 2 Digital Input. Input to Timer/Counter 2. When enabled, Counter 2 is incremented in response to a 1 to 0 transition of the T2 input.
9 10	P1.1/T2EX RESET	I/O I	Digital Input. Capture/reload trigger for Counter 2. Reset Input. A high level on this pin while the oscillator is running resets the device. There is an internal weak pull-down and a Schmitt trigger input stage on this pin.
11-12	P1.2–P1.3	Ι	These pins have no digital output drivers, i.e., they can only function as digital inputs, for which 0 must be written to the Port Bit. These port pins also have the following analog functionality.
11	P1.2/ADC0	Ι	ADC Input Channel 0, Selected via ADCCON2 SFR
12	P1.3/ADC1	Ι	ADC Input Channel 1, Selected via ADCCON2 SFR
13	AV_{DD}	S	Analog Positive Supply Voltage, 3 V or 5 V
14, 15	AGND	G	Analog Ground. Ground reference point for the analog circuitry.

Pin No.	Mnemonic	Type*	Function
16	VREF	I/O	Reference Input/Output. This pin is connected to the internal reference through a switch and is the reference source for the analog-to-digital converter. The nominal internal reference voltage is 2.5 V, which appears at the pin. This pin can be used to connect an external reference to the analog-to-digital converter by setting ADCCON1.6 to 1.0. Connect $0.1 \mu\text{F}$ between this pin and AGND.
17	CREF	Ι	Decoupling input for on-chip reference. Connect 0.1 µF between this pin and AGND.
18-21	P1.4–P1.7	I	These pins have no digital output drivers, i.e., they can only function as digital inputs, for which 0 must be written to the Port Bit. These port pins also have the following analog functionality.
18	P1.4/ADC2	Ι	ADC Input Channel 2, Selected via ADCCON2 SFR
19	P1.5/ADC3	Ι	ADC Input Channel 2, Selected via ADCCON2 SFR
20	P1.6/ADC4/DAC0	I/O	ADC Input Channel 4, Selected via ADCCON2 SFR. The voltage DAC Channel 0 can also be configured to appear on P1.6
21	P1.7/ADC5/DAC1	I/O	ADC Input Channel 5, Selected via ADCCON2 SFR. The voltage DAC Channel 1 can also be configured to appear on P1.7
22-24	P3.5–P3.7	I/O	P3.5–P3.7 are bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state, can be used as inputs. As inputs, Port 3 pins being pulled externally low will source current because of the internal pull-up resistors. When driving a 0-to-1 output transition, a strong pull-up is active during S1 of the instruction cycle. Port 3 pins also have various secondary functions that are described below.
22	P3.5/T1	I/O	Timer/Counter 1 Input. P3.5–P3.7 pins also have SPI interface functions. To enable these functions, Bit 0 of the CFG814 SFR must be set to 1.
22	P3.5/SS/EXTCLK	I/O	This pin also functions as the slave select input for the SPI interface when the device is operated in Slave Mode. P3.5 can also function as an input for an external clock. This clock effectively bypasses the PLL. This function is enabled by setting Bit 1 of the CFG814 SFR.
23	P3.6/MISO	I/O	SPI Master Input/Slave Output Data Input/Output Pin
24	P3.7/MOSI	I/O	SPI Master Output/Slave Input Data Input/Output Pin
25	SCLOCK	I/O	Serial Clock Pin for SPI Serial Interface Clock
26	XTAL1	Ι	Input to the Crystal Oscillator Inverter
27	XTAL2	0	Output from the Crystal Oscillator Inverter
28	DV _{DD}	S	Analog Positive Supply Voltage, 3 V or 5 V

*I = Input, O = Output, I/O = Input and Output, and S = Supply.

NOTES


1. SET implies a Logic 1 state and CLEARED implies a Logic 0 state, unless otherwise stated.

SET and CLEARED also imply that the bit is set or automatically cleared by the ADuC814 hardware, unless otherwise stated.
 User software should not write 1s to Reserved or Unimplemented Bits as they may be used in future products.

OUTLINE DIMENSIONS 28-Lead TSSOP Package

(RU-28)

Dimensions shown in millimeters and (inches)



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN