

M5M5256CFP, VP, RV-12VLL, -15VLL, -12VXL, -15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

This M5M5256CFP, VP, RV is a 262144-bit CMOS static RAMs organized as 32768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. They are low stand-by current and low voltage operation (3V) and ideal for the battery operation application.

Especially the M5M5256CVP, RV are packaged in a 28-pin thin small outline package. Two types of devices are available, M5M5256CFP (normal lead bend type package) and M5M5256CRV (reverse lead bend type package). Using both type of devices, it becomes very easy to design a printed circuit board.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5256CFP, VP, RV-12VLL	120ns	50mA	11 μ A (V _{CC} =3.3V)
M5M5256CFP, VP, RV-15VLL	150ns	(V _{CC} =5.5V)	
M5M5256CFP, VP, RV-12VXL	120ns	20mA	2.2 μ A (V _{CC} =3.3V)
M5M5256CFP, VP, RV-15VXL	150ns	(V _{CC} =3.3V)	0.05 μ A (V _{CC} =3V, typ)

- Single + 2.7~5.5V power supply
- No clocks, no refresh
- Data-hold on + 2V power supply
- Directly TTL compatible : All inputs and outputs
- Three-state outputs : OR-tie capability
- Simple memory expansion by \bar{S}
- \bar{OE} prevents data contention in the I/O bus
- Common data I/O
- Low stand-by current.....0.05 μ A (typ)
- Package


M5M5256CFP 28 pin 450 mil SOP
M5M5256CVP, RV 28pin 8 x 13.4mm² TSOP

APPLICATION


Small capacity memory units

PIN CONFIGURATION (TOP VIEW)

Outline 28P2W-C



Outline 28P2C-A



Outline 28P2C-B

6249825 0027890 441

M5M5256CFP, VP, RV-12VLL, -15VLL, -12VXL, -15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5256CFP, VP, RV is determined by a combination of the device control inputs \bar{S} , \bar{W} and \bar{OE} . Each mode is summarized in the function table.


A write cycle is executed whenever the low level \bar{W} overlaps with the low level \bar{S} . The address must be set-up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of \bar{W} , \bar{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable \bar{OE} directly controls the output stage. Setting the \bar{OE} at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting \bar{W} at a high level and \bar{OE} at a low level while \bar{S} are in an active state.

When setting \bar{S} at a high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \bar{S} . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

\bar{S}	\bar{W}	\bar{OE}	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

BLOCK DIAGRAM

6249825 0027891 388

M5M5256CFP, VP, RV-12VLL, -15VLL, -12VXL, -15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to GND	-0.3~7	V
V _i	Input voltage		-0.3~V _{cc} +0.3	V
V _o	Output voltage		0~V _{cc}	V
P _d	Power dissipation	T _a = 25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

* -3.0V in case of AC (Pulse width ≥ 30ns)

DC ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{cc} = 2.7~5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits 1 (V _{cc} = 5V ± 10%)			Limits 2 (V _{cc} = 3V ± 10%)			Unit
			Min	Typ	Max	Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{cc} +0.3	2.0		V _{cc} +0.3	V
V _{IL}	Low-level input voltage		-0.3*		0.8	-0.3*		0.6	V
V _{OH1}	High-level output voltage 1	I _{OH} = -1mA (V _{cc} = 5V ± 10%) I _{OH} = -0.5mA (V _{cc} = 3V ± 10%)	2.4			2.4			V
V _{OH2}	High-level output voltage 2	I _{OH} = -0.1mA (V _{cc} = 5V ± 10%) I _{OH} = -0.05mA (V _{cc} = 3V ± 10%)	V _{cc} -0.5			V _{cc} -0.5			V
V _{OL}	Low-level output voltage	I _{OL} = 2mA (V _{cc} = 5V ± 10%) I _{OL} = 1mA (V _{cc} = 3V ± 10%)			0.4			0.4	V
I _l	Input leakage current	V _i = 0~V _{cc}			±1			±1	μA
I _o	Output leakage current	S = V _{IH} or OE = V _{IL} , V _{i/o} = 0~V _{cc}			±1			±1	μA
I _{CC1}	Active supply current (AC, MOS level)	S ≤ 0.2V Other inputs ≤ 0.2V or ≥ V _{cc} - 0.2V Output open	Min. cycle 1MHz	30 4	45 8		10 1.5	20 3	mA
I _{CC2}	Active supply current (AC, TTL level)	S = V _{IL} , Other inputs = V _{IL} or V _{IH} Output open	Min. cycle 1MHz	35 5	50 10		10 1.5	20 3	
I _{CC3}	Stand-by supply current	S ≥ V _{cc} - 0.2V, Other inputs = 0~V _{cc}	-VLL -VXL		20 0.1			11 0.05	μA
I _{CC4}	Stand-by supply current	S = V _{IH} , Other inputs = 0~V _{cc}			3 5			0.3 0.22	

* -3.0V in case of AC (Pulse width ≤ 30ns)

CAPACITANCE (T_a = 0~70°C, V_{cc} = 2.7~5.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _i	Input capacitance	V _i = GND, V _i = 25mV _{rms} , f = 1MHz			6	pF
C _o	Output capacitance	V _o = GND, V _o = 25mV _{rms} , f = 1MHz			8	pF

Note 1. Direction for current flowing into IC is indicated as positive.(no mark)

2. Typical value is V_{cc} = 5V or 3V, T_a = 25°C.3. C_i, C_o are periodically sampled and are not 100% tested.

■ 6249825 0027892 214 ■



M5M5256CFP, VP, RV-12VLL, -15VLL, -12VXL, -15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{cc} = 2.7 \sim 5.5\text{V}$, unless otherwise noted)**(1) MEASUREMENT CONDITIONS**

Input pulse level $V_{IH} = 2.4\text{V}$, $V_{IL} = 0.6\text{V}$ ($V_{cc} = 5\text{V} \pm 10\%$)
 $V_{IH} = 2.2\text{V}$, $V_{IL} = 0.4\text{V}$ ($V_{cc} = 3\text{V} \pm 10\%$)

Input rise and fall time 5ns

Reference level $V_{OH} = V_{OL} = 1.5\text{V}$ Transition is measured $\pm 500\text{mV}$ from steady state voltage.(for t_{en} , t_{dis})

Output loads Fig.1, $CL = 100\text{pF}$ (FP, VP, RV-15VLL, -15VXL)
 $CL = 50\text{pF}$ (FP, VP, RV-12VLL, -12VXL)
 $CL = 5\text{pF}$ (for t_{en} , t_{dis})




Fig.1 Output load

(2) READ CYCLE

Symbol	Parameter	Limits						Unit	
		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL				
		Min	Typ	Max	Min	Typ	Max		
t_{CR}	Read cycle time	120			150			ns	
$t_{A(A)}$	Address access time			120			150	ns	
$t_{A(S)}$	Chip select access time			120			150	ns	
$t_{OE(OE)}$	Output enable access time			60			75	ns	
$t_{dis(S)}$	Output disable time after \bar{S} high			35			40	ns	
$t_{dis(OE)}$	Output disable time after \bar{OE} high			35			40	ns	
$t_{en(S)}$	Output enable time after \bar{S} low	10			10			ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	10			10			ns	
$t_{v(A)}$	Data valid time after address	10			10			ns	

(3) WRITE CYCLE



Symbol	Parameter	Limits						Unit	
		M5M5256C-12VLL M5M5256C-12VXL			M5M5256C-15VLL M5M5256C-15VXL				
		Min	Typ	Max	Min	Typ	Max		
t_{CW}	Write cycle time	120			150			ns	
$t_w(W)$	Write pulse width	80			90			ns	
$t_{su(A)}$	Address set up time	0			0			ns	
$t_{su(A-WH)}$	Address set up time with respect to \bar{W} high	90			100			ns	
$t_{su(S)}$	Chip select set up time	90			100			ns	
$t_{su(D)}$	Data set up time	45			50			ns	
$t_h(D)$	Data hold time	0			0			ns	
$t_{rec(W)}$	Write recovery time	0			0			ns	
$t_{dis(W)}$	Output disable time after \bar{W} low			35			40	ns	
$t_{dis(OE)}$	Output disable time after \bar{OE} high			35			40	ns	
$t_{en(W)}$	Output enable time after \bar{W} high	10			10			ns	
$t_{en(OE)}$	Output enable time after \bar{OE} low	10			10			ns	

■ 6249825 0027893 150 ■




M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM

(4) TIMING DIAGRAMS**Read cycle****Write cycle (\overline{W} control mode)**

■ 6249825 0027894 097 ■

M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL**262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM****Write cycle (\bar{S} control mode)**

Note 4. Hatching indicates the state is don't care.

5. Writing is executed in overlap of \bar{S} and \bar{W} low.6. If \bar{W} goes low simultaneously with or prior to \bar{S} , the output remains in the high-impedance state.

7. Don't apply inverted phase signal externally when DQ pin is in output mode.

8. t_{en} , t_{dis} are periodically sampled and are not 100% tested.

■ 6249825 0027895 T23 ■



M5M5256CFP,VP,RV-12VLL,-15VLL,-12VXL,-15VXL

262144-BIT(32768-WORD BY 8-BIT)CMOS STATIC RAM


POWER DOWN CHARACTERISTICS(1) ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{CC(PD)}	Power down supply voltage		2			V
V _{I(S)}	Chip select input \bar{S}	2.2V $\leq V_{CC(PD)}$	2.2			V
		2V $\leq V_{CC(PD)} \leq 2.2V$		V _{CC(PD)}		
I _{CC(PD)}	Power down supply current	V _{CC} = 3V, Other inputs = 3V	-VLL		10*	μA
			-VXL	0.05	2**	

* $T_a = 25^\circ\text{C}$, $I_{CC(PD)} = 1 \mu\text{A}$ ** $T_a = 25^\circ\text{C}$, $I_{CC(PD)} = 0.2 \mu\text{A}$ (2) TIMING REQUIREMENTS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{su(PD)}	Power down set up time		0			ns
t _{rec(PD)}	Power down recovery time		t _{CR}			ns

(3) POWER DOWN CHARACTERISTICS

 \bar{S} control mode

6249825 0027896 96T

