Features

- Single 2.7 3.6V Supply
- RapidS[™] Serial Interface: 40 MHz Maximum Clock Frequency (SPI Modes 0 and 3 Compatible for Frequencies Up to 33 MHz)
- Page Program
- 8192 Pages (528 Bytes/Page)
- Automated Erase Operations
 - Page Erase 528 Bytes Block Erase 4,224 Bytes
- Two 528-byte SRAM Data Buffers Allows Receiving of Data while Reprogramming the Flash Array
- Continuous Read Capability through Entire Array Ideal for Code Shadowing Applications
- Low-power Dissipation
 - 10 mA Active Read Current Typical Serial Interface
 - 8 µA CMOS Standby Current Typical
- Hardware and Software Data Protection Features Individual Sector Locking
- Security: 128-byte Security Register - 64-byte User Programmable Space
 - Unique 64-byte Device Identifier
- JEDEC Standard Manufacturer and Device ID Read
- 100,000 Program/Erase Cycles per Page
- Data Retention 20 years
- Commercial and Industrial Temperature Ranges
- Green (Pb/Halide-free) Packaging Options

Description

The AT45DB321C is an SPI compatible, serial-interface Flash memory ideally suited for a wide variety of digital voice-, image-, program code- and datastorage applications. The AT45DB321C supports a 4-wire serial interface known as RapidS for applications requiring very high speed operations.

Pin Configurations

igurations	TSOP Top	View – Type 1
Function		28
Chip Select		27 26
Serial Clock		25 24
Serial Input	GND 🗖 7	23 22 21
Serial Output	NC - 9 NC - 10	20 19
Hardware Page Write Protect Pin	CS 11 SCK 12 SI 13 SO 14	18 17 16 15
Chip Reset		CASON – Top View
Ready/Busy	through Package	through Package
aFlash Card ⁽¹⁾ v through Package	A C C C C C NC NC NC NC B C	SI TESET SO SCK 2 TZ GND RESET G G VCC CS 4 S WP
e AT45DCB004 Datasheet		
	Function Chip Select Serial Clock Serial Input Serial Output Hardware Page Write Protect Pin Chip Reset Ready/Busy aFlash Card ⁽¹⁾ y through Package	Function TSOP Top Chip Select 10 Serial Clock NC 4 Serial Input NC 4 Serial Output NC 9 Hardware Page NC 10 Write Protect Pin Still Chip Reset CBGA Top View Ready/Busy 12 AFlash Card ⁽¹⁾ 12 Vthrough Package NC NC NC NC State 1 State State State State State State No State State No State State No State State State State



32-megabit 2.7 volt **DataFlash[®]**

AT45DB321C

Preliminary

28 🗖 NC

28 NC 27 NC 26 NC 25 NC 24 NC 23 NC 22 NC 22 NC 21 NC

20 NC

19 NC 18 NC 17 NC 16 NC 15 NC

3387B-DFLSH-9/04






Its 34,603,008 bits of memory are organized as 8192 pages of 528 bytes each. In addition to the 33-megabit main memory, the AT45DB321C also contains two SRAM buffers of 528 bytes each.

The buffers allow the receiving of data while a page in the main page Memory is being reprogrammed, as well as writing a continuous data stream. EEPROM emulation (bit or byte alterability) is easily handled with a self-contained three step read-modify-write operation. Unlike conventional Flash memories that are accessed randomly with multiple address lines and a parallel interface, the DataFlash uses a RapidS serial interface to sequentially access its data. The simple sequential access dramatically reduces active pin count, facilitates hardware layout, increases system reliability, minimizes switching noise, and reduces package size. The device is optimized for use in many commercial and industrial applications where high-density, low-pin count, low-voltage and low-power are essential. The device operates at clock frequencies up to 40 MHz with a typical active read current consumption of 10 mA.

To allow for simple in-system reprogrammability, the AT45DB321C does not require high input voltages for programming. The device operates from a single power supply, 2.7V to 3.6V, for both the program and read operations. The AT45DB321C is enabled through the chip select pin (\overline{CS}) and accessed via a three-wire interface consisting of the Serial Input (SI), Serial Output (SO), and the Serial Clock (SCK).

All programming and erase cycles are self-timed.




Block Diagram

Memory Array

To provide optimal flexibility, the memory array of the AT45DB321C is divided into three levels of granularity comprising of sectors, blocks, and pages. The "Memory Architecture Diagram" illustrates the breakdown of each level and details the number of pages per sector and block. All program operations to the DataFlash occur on a page by page basis. The erase operations can be performed at the block or page level.

² AT45DB321C [Preliminary]



Memory Architecture Diagram

Device Operation

The device operation is controlled by instructions from the host processor. The list of instructions and their associated opcodes are contained in Tables 1 through 4. A valid instruction starts with the falling edge of \overline{CS} followed by the appropriate 8-bit opcode and the desired buffer or main memory address location. While the \overline{CS} pin is low, toggling the SCK pin controls the loading of the opcode and the desired buffer or main memory address location through the SI (serial input) pin. All instructions, addresses, and data are transferred with the most significant bit (MSB) first.

Buffer addressing is referenced in the datasheet using the terminology BFA9-BFA0 to denote the 10 address bits required to designate a byte address within a buffer. Main memory addressing is referenced using the terminology PA12-PA0 and BA9-BA0, where PA12-PA0 denotes the 13 address bits required to designate a page address and BA9-BA0 denotes the 10 address bits required to designate a byte address within the page.

Read Commands By specifying the appropriate opcode, data can be read from the main memory or from either one of the two SRAM data buffers. The DataFlash supports RapidS protocol for Mode 0 and Mode 3. Please refer to the "Detailed Bit-level Read Timing" diagrams in this datasheet for details on the clock cycle sequences for each mode.

CONTINUOUS ARRAY READ: By supplying an initial starting address for the main memory array, the Continuous Array Read command can be utilized to sequentially read a continuous stream of data from the device by simply providing a clock signal; no additional addressing information or control signals need to be provided. The DataFlash incorporates an internal address counter that will automatically increment on every clock cycle, allowing one continuous read operation without the need of additional address sequences. To perform a continuous read, an opcode of E8H must be clocked into the device. The opcode is followed by three address bytes (which comprises 24-bit page and byte address sequence) and 32 don't care clock cycles. The first bit of the 24-bit address sequence is reserved for upward and downward compatibility to larger and





smaller density devices (see the notes under "Command Sequence for Read/Write Operations (except Status Register Read)" on page 22. The next 13 bits (PA12-PA0) of the 24-bit address sequence specify which page of the main memory array to read, and the last 10 bits (BA9-BA0) of the 24-bit address sequence specify the starting byte address within the page. The 32 don't care clock cycles that follow the four address bytes are needed to initialize the read operation. Following the don't care clock cycles, additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin.

The \overline{CS} pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a page in main memory is reached during a Continuous Array Read, the device will continue reading at the beginning of the next page with no delays incurred during the page boundary crossover (the crossover from the end of one page to the beginning of the next page). When the last bit in the main memory array has been read, the device will continue reading back at the beginning of the first page of memory. As with crossing over page boundaries, no delays will be incurred when wrapping around from the end of the array to the beginning of the array.

A low-to-high transition on the \overline{CS} pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Continuous Array Read is defined by the f_{CAR} specification. The Continuous Array Read bypasses both data buffers and leaves the contents of the buffers unchanged.

MAIN MEMORY PAGE READ: A main memory page read allows the user to read data directly from any one of the 8192 pages in the main memory, bypassing both of the data buffers and leaving the contents of the buffers unchanged. To start a page read, an opcode of D2H must be clocked into the device. The opcode is followed by three address bytes (which comprise 24-bit page and byte address sequence) and 32 don't care clock cycles. The first bit of the 24-bit address sequence is a reserved bit, the next 13 bits (PA12-PA0) of the 24-bit address sequence specify the page in main memory to be read, and the last 10 bits (BA9-BA0) of the 24-bit address sequence specify the starting byte address within that page. The 32 don't care clock cycles that follow the three address bytes are sent to initialize the read operation. Following the don't care bytes, additional pulses on SCK result in data being output on the SO (serial output) pin. The CS pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a page in main memory is reached, the device will continue reading back at the beginning of the same page. A low-to-high transition on the \overline{CS} pin will terminate the read operation and tri-state the output pin (SO). The maximum SCK frequency allowable for the Main Memory Page Read is defined by the f_{SCK} specification. The Main Memory Page Read bypasses both data buffers and leaves the contents of the buffers unchanged.

BUFFER READ: Data can be read from either one of the two buffers, using different opcodes to specify which buffer to read from. An opcode of D4H is used to read data from buffer 1, and an opcode of D6H is used to read data from buffer 2. To perform a buffer read, the opcode must be clocked into the device followed by three address bytes comprised of 14 don't care bits and 10 buffer address bits (BFA9-BFA0). Following the three address bytes, an additional don't care byte must be clocked in to initialize the read operation. Since the buffer size is 528 bytes, 10 buffer address bits are required to specify the first byte of data to be read from the buffer. The CS pin must remain low during the loading of the opcode, the address bytes, the don't care bytes, and the reading of data. When the end of a buffer is reached, the device will continue reading back at the beginning of the buffer. A low-to-high transition on the CS pin will terminate the read operation and tri-state the output pin (SO).

AT45DB321C [Preliminary]

4

Program and Erase Commands

BUFFER WRITE: Data can be clocked in from the SI pin into either buffer 1 or buffer 2. To load data into either buffer, a 1-byte opcode, 84H for buffer 1 or 87H for buffer 2, must be clocked into the device, followed by three address bytes comprised of 14 don't care bits and 10 buffer address bits (BFA9-BFA0). The 10 buffer address bits specify the first byte in the buffer to be written. After the last address byte has been clocked into the device, data can then be clocked in on subsequent clock cycles. If the end of the data buffer is reached, the device will wrap around back to the beginning of the buffer. Data will continue to be loaded into the buffer until a low-to-high transition is detected on the \overline{CS} pin.

BUFFER TO MAIN MEMORY PAGE PROGRAM WITH BUILT-IN ERASE: Data written into either buffer 1 or buffer 2 can be programmed into the main memory. To start the operation, an 8-bit opcode, 83H for buffer 1 or 86H for buffer 2, must be clocked into the device followed by three address bytes consisting of one reserved bit, 13 page address bits (PA12-PA0) that specify the page in the main memory to be written and 10 don't care bits. When a low-to-high transition occurs on the \overline{CS} pin, the part will first erase the selected page in main memory (the erased state is a logic 1) and then program the data stored in the buffer into the specified page in main memory. Both the erase and the programming of the page are internally self-timed and should take place in a maximum time of t_{EP}. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

BUFFER TO MAIN MEMORY PAGE PROGRAM WITHOUT BUILT-IN ERASE: A previously-erased page within main memory can be programmed with the contents of either buffer 1 or buffer 2. To start the operation, an 8-bit opcode, 88H for buffer 1 or 89H for buffer 2, must be clocked into the device followed by three address bytes consisting of one reserved bit, 13 page address bits (PA12-PA0) that specify the page in the main memory to be written and 10 don't care bits. When a low-to-high transition occurs on the \overline{CS} pin, the part will program the data stored in the buffer into the specified page in the main memory. It is necessary that the page in main memory that is being programmed has been previously erased using one of the erase commands (Page Erase or Block Erase). The programming of the page is internally self-timed and should take place in a maximum time of t_P . During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

PAGE ERASE: The Page Erase command can be used to individually erase any page in the main memory array allowing the Buffer to Main Memory Page Program without Built-in Erase command to be utilized at a later time. To perform a page erase, an opcode of 81H must be loaded into the device, followed by three address bytes comprised of one reserved bit, 13 page address bits (PA12-PA0) that specify the page in the main memory to be erased and 10 don't care bits. When a low-to-high transition occurs on the \overline{CS} pin, the part will erase the selected page (the erased state is a logic 1). The erase operation is internally self-timed and should take place in a maximum time of t_{PE}. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

BLOCK ERASE: A block of eight pages can be erased at one time. This command is useful when large amounts of data has to be written into the device. This will avoid using multiple Page Erase Commands. To perform a block erase, an opcode of 50H must be loaded into the device, followed by three address bytes comprised of one reserved bit, 10 page address bits (PA12-PA3) and 13 don't care bits. The 10 page address bits are used to specify which block of eight pages is to be erased. When a low-to-high transition occurs on the \overline{CS} pin, the part will erase the selected block of eight pages. The erase operation is internally self-timed and should take place in a maximum time of t_{BE}. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.





Block Erase Addressing

PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	Block
0	0	0	0	0	0	0	0	0	0	Х	Х	х	0
0	0	0	0	0	0	0	0	0	1	х	Х	х	1
0	0	0	0	0	0	0	0	1	0	х	Х	х	2
0	0	0	0	0	0	0	0	1	1	Х	Х	Х	3
•	•	•	•	•	•	•	٠	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•	•	•
1	1	1	1	1	1	1	1	0	0	х	х	х	1020
1	1	1	1	1	1	1	1	0	1	х	х	х	1021
1	1	1	1	1	1	1	1	1	0	Х	Х	Х	1022
1	1	1	1	1	1	1	1	1	1	х	х	х	1023

MAIN MEMORY PAGE PROGRAM THROUGH BUFFER: This operation is a combination of the Buffer Write and Buffer to Main Memory Page Program with Built-in Erase operations. Data is first clocked into buffer 1 or buffer 2 from the input pin (SI) and then programmed into a specified page in the main memory. To initiate the operation, an 8-bit opcode, 82H for buffer 1 or 85H for buffer 2, must first be clocked into the device, followed by three address bytes. The address bytes are comprised of one reserved bit, 13 page address bits (PA12-PA0) that select the page in the main memory where data is to be written, and 10 buffer address bits (BFA9-BFA0) that select the first byte in the buffer to be written. After all address bytes are clocked in, the part will take data from the input pins and store it in the specified data buffer. If the end of the buffer is reached, the device will wrap around back to the beginning of the buffer. When there is a low-to-high transition on the CS pin, the part will first erase the selected page in main memory to all 1s and then program the data stored in the buffer into that memory page. Both the erase and the programming of the page are internally self-timed and should take place in a maximum time of t_{EP} . During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

Additional Commands MAIN MEMORY PAGE TO BUFFER TRANSFER: A page of data can be transferred from the main memory to either buffer 1 or buffer 2. To start the operation, a 1-byte opcode, 53H for buffer 1 and 55H for buffer 2, must be clocked into the device, followed by three address bytes comprised of one reserved bit, 13 page address bits (PA12-PA0), which specify the page in main memory that is to be transferred, and 10 don't care bits. The CS pin must be low while toggling the SCK pin to load the opcode and the address bytes from the input pin (SI). The transfer of the page of data from the main memory to the buffer will begin when the CS pin transitions from a low to a high state. During the transfer of a page of data (t_{XFR}), the status register can be read or the RDY/BUSY can be monitored to determine whether the transfer has been completed.

AUTO PAGE REWRITE: This mode is only needed if multiple bytes within a page or multiple pages of data are modified in a random fashion. This mode is a combination of two operations: Main Memory Page to Buffer Transfer and Buffer to Main Memory Page Program with Built-in Erase. A page of data is first transferred from the main memory to buffer 1 or buffer 2, and then the same data (from buffer 1 or buffer 2) is programmed back into its original page of main memory. To start the rewrite operation, a 1-byte opcode, 58H for buffer 1 or 59H for buffer 2, must be clocked into the device, followed by three address bytes comprised of one reserved bit, 13 page address bits (PA12-PA0)

AT45DB321C [Preliminary]

6

that specify the page in main memory to be rewritten and 10 don't care bits. When a low-to-high transition occurs on the \overline{CS} pin, the part will first transfer data from the page in main memory to a buffer and then program the data from the buffer back into same page of main memory. The operation is internally self-timed and should take place in a maximum time of t_{EP}. During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.

If a sector is programmed or reprogrammed sequentially page by page, then the programming algorithm shown in Figure 1 on page 29 is recommended. Otherwise, if multiple bytes in a page or several pages are programmed randomly in a sector, then the programming algorithm shown in Figure 2 on page 30 is recommended. Each page within a sector must be updated/rewritten at least once within every 10,000 cumulative page erase/program operations in that sector.

STATUS REGISTER READ: The status register can be used to determine the device's ready/busy status, or whether the sector protection has been enabled. To read the status register, an opcode of D7H must be loaded into the device. After the opcode and optional dummy byte is clocked in, the 1-byte status register will be clocked out on the output pin (SO), starting with the next clock cycle. For applications over 25 MHz, the opcode must be always followed with a dummy (don't care) byte. The data in the status register, starting with the MSB (bit 7), will be clocked out on the SO pin during the next eight clock cycles.

The most-significant bits of the status register will contain device information, while the remaining least-significant bit is reversed for future use and will have undefined value. After the one byte of the status register has been clocked out, the sequence will repeat itself (as long as \overline{CS} remains low and SCK is being toggled). The data in the status register is constantly updated, so each repeating sequence will output new data.

Ready/busy status is indicated using bit 7 of the status register. If bit 7 is a 1, then the device is not busy and is ready to accept the next command. If bit 7 is a 0, then the device is in a busy state. There are many operations that can cause the device to be in a busy state: Main Memory Page to Buffer Transfer, Buffer to Main Memory Page Program with Built-in Erase, Buffer to Main Memory Page Program without Built-in Erase, Page Erase, Block Erase, Main Memory Page Program, and Auto Page Rewrite.

Bit 1 in the Status Register is used to provide information to the user whether or not the sector protection has been enabled or disabled, either by software-controlled method or hardware-controlled method. A logic 1 indicates that sector protection has been enabled and logic 0 indicates that sector protection has been disabled.

The device density is indicated using bits 5, 4, 3, and 2 of the status register. For the AT45DB321C, the four bits are 1,1, 0, 1. The decimal value of these four binary bits does not equate to the device density; the four bits represent a combinational code relating to differing densities of DataFlash devices. The device density is not the same as the density code indicated in the JEDEC device ID information. The device density is provided only for backward compatibility.

Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RDY/BUSY	Х	1	1	0	1	Protect	Х





Sector Protection

Two protection methods, hardware and software controlled, are provided. The selection of which sectors to be protected/unprotected from program and erase operations is defined in the Sector Protection Register.

SOFTWARE SECTOR PROTECTION: Sectors specified for protection in the Sector Protection Register can be protected from program and erase operations by issuing the Enable Sector Protection command. To enable the sector protection using the software controlled method, the \overline{CS} pin must first be asserted as it would be with any other command. Once the \overline{CS} pin has been asserted, the appropriate 4-byte command sequence must be clocked in via the input pin (SI). After the last bit of the command sequence has been clocked in, the \overline{CS} pin must be deasserted after which the sector protection will be enabled.

Command	Byte 1	Byte 2	Byte 3	Byte 4
Enable Sector Protection	3DH	2AH	7FH	A9H
Disable Sector Protection	3DH	2AH	7FH	9AH
Read Sector Protection Register	32H	00H	00H	00H

To disable the sector protection using the software controlled method, the \overline{CS} pin must first be asserted as it would be with any other command. Once the \overline{CS} pin has been asserted, the appropriate 4-byte sequence for the Disable Sector Protection command must be clocked in via the input pin (SI). After the last bit of the command sequence has been clocked in, the \overline{CS} pin must be deasserted after which the sector protection will be disabled. The Disable Sector Protection command is ignored while the \overline{WP} pin is asserted.

Software Sector Protection is useful in applications in which the \overline{WP} pin is not or cannot be controlled by a host processor. In such instances, the \overline{WP} pin may be left floating (the \overline{WP} pin is pulled high internally) and sector protection can be controlled using the software commands.

If the device is power cycled, then the Software Sector Protection will be disabled. Once the device is powered up, the Enable Sector Protection command should be reissued if sector protection is desired and if the \overline{WP} pin is not used. The \overline{RESET} pin has no effect on the Software Sector Protection.

HARDWARE SECTOR PROTECTION: Sectors specified for protection in Sector Protection Register can be protected from program and erase operations by utilizing the Write Protection (\overline{WP}) pin. The protection can be enabled by asserting the \overline{WP} pin and keeping the pin in its asserted state. Any sector specified for protection cannot be erased or reprogrammed as long as the \overline{WP} pin is asserted. The protection can be disabled by deasserting the \overline{WP} pin high. A filter is provided on the \overline{WP} pin to help protect against spurious noise on the \overline{WP} pin. Hardware Sector Protection will provide continuous protection, based on the contents of the Sector Protection Register, in an application where \overline{WP} is always driven low. Please read the description of the \overline{WP} pin on page 13 for more information.

SECTOR PROTECTION REGISTER: Sector Protection Register is a nonvolatile register that contains 16 bytes of data, as shown below:

Sector Number	0 (0a, 0b)	1 to 15	
Protected	Cae Balaw	FFH	
Unprotected	See Below	00H	

AT45DB321C [Preliminary]

8

AT45DB321C [Preliminary]

Sector 0 (0a, 0b):

		0b	0b		
	0a	(Page 8-255)	(Page 256-511)	_	Data
	Bit 6, 7	Bit 4, 5	Bit 2, 3	Bit 0, 1	Value
Sectors 0a, 0b Unprotected	00	00	00	00	00H
Protect Sector 0a	11	00	00	00	C0H
Protect Sector 0b (Page 8-255)	00	11	00	00	30H
Protect Sector 0b (Page 256-511)	00	00	11	00	0CH
Protect Sectors 0a, 0b (Page 8-255), 0b (Page 256-511) ⁽¹⁾	11	11	11	00	FCH
Protect Sectors 0a, 0b (Page 8-255)	11	11	00	00	F0H

Note: 1. Default value for devices shipped from Atmel.

2. When protecting or unprotecting sector 0b (pages 8-511), we recommend protecting or unprotecting the entire sector 0b simultaneously.

ERASING THE SECTOR PROTECTION REGISTER: To erase the Sector Protection Register, the \overline{CS} pin must first be asserted. Once the \overline{CS} pin has been asserted, the 4-byte erase command sequence must be clocked in via the SI (serial input) pin. After the last bit of the command sequence has been clocked in, the \overline{CS} pin must be deasserted to initiate the internally self-timed erase cycle (t_{PE}). The Ready/Busy status will indicate that the device is busy during the erase cycle. The erased state of each bit (of a byte) in the Sector Protection Register indicates that the corresponding sector is flagged for protection. The RESET pin is disabled during this erase cycle to prevent incomplete erasure of the Sector Protection Register.

Command	Byte 1	Byte 2	Byte 3	Byte 4
Erase Sector Protection Register	3DH	2AH	7FH	CFH

PROGRAMMING THE SECTOR PROTECTION REGISTER: To program the Sector Protection Register, the \overline{CS} pin must first be asserted. Once the \overline{CS} pin has been asserted, the 4-byte command sequence must be clocked in via the SI (serial input) pin. After the last bit of the command sequence has been clocked in, the data for the contents of the Sector Protection Register must be clocked in. The first byte corresponds to sector 0 (0a, 0b), the second byte corresponds to Sector 1 and the last byte (byte 16) corresponds to Sector 15. After the last bit of data has been clocked in, the \overline{CS} pin must be deasserted to initiate the internally self-timed program cycle (t_P). The Ready/Busy status will indicate that the device is busy during the program cycle. The RESET pin is disabled during this program cycle to prevent incomplete programming of the sector protection register.

Command	Byte 1	Byte 2	Byte 3	Byte 4
Program Sector Protection Register	3DH	2AH	7FH	FCH

READING THE SECTOR PROTECTION REGISTER: To read the Sector Protection Register, the \overline{CS} pin must first be asserted. Once the \overline{CS} pin has been asserted, a 4-byte command sequence 32H, 00H, 00H, 00H and 32 don't care clock cycles must be clocked in via the SI (serial input) pin. The 32 don't care clock cycles are required to ini-





tialize the read operation. After the 32 don't care clock cycles, any additional clock pulses on the SCK pin will result in data being output on the SO (serial output) pin. The read will begin with Byte_1 of the Sector Protection Register for Sector_0, followed with Byte_2 for Sector_1. The read operation will continue until Byte_16 for Sector_15 is read. Once the last byte is read a low-to-high transition on the CS pin is required to terminate the read operation.

Command	Byte 1	Byte 2	Byte 3	Byte 4
Read Sector Protection Register	32H	00H	00H	00H

VARIOUS ASPECTS ABOUT THE SECTOR PROTECTION REGISTER: Due to the sharing of the internal circuitry, the contents of the buffer 1 will get modified during the erase and programming of Sector Protection Register. If the device is powered down during erasing or programming the sector protection register, then the contents of the Sector Protection Register cannot be guaranteed. The Sector Protection Register can be erased or reprogrammed with the sector protection enabled or disabled. Being able to reprogram the Sector Protection Register with the sector protection enabled allows the user to temporarily disable the sector protection to an individual sector rather than disabling the sector protection completely.

The Sector Protection Register is subject to the same endurance characteristics as the main memory array. Users are encouraged to carefully evaluate the number of times the Sector Protection Register will be modified during the course of the applications' life cycle. If the application requires that the Sector Protection Register be modified more than the specified endurance of the DataFlash because the application needs to temporarily unprotect individual sectors (sector protection remains enabled while the Sector Protection Register is reprogrammed), then the application will need to limit this practice. Instead, a combination of temporarily unprotecting individual sectors along with disabling sector protection completely will need to be implemented by the application to ensure that the endurance limits of the device are not exceeded.

Manufacturer and Device ID Read

This instruction conforms to the JEDEC standard and allows the user to read the Manufacturer ID, Device ID, and Extended Device Information. A 1-byte opcode, 9FH, must be clocked into the device while the \overline{CS} pin is low. After the opcode is clocked in, the Manufacturer ID, 2 bytes of Device ID and Extended Device Information will be clocked out on the SO pin. The fourth byte of the sequence output is the Extended Device Information String Length byte. This byte is used to signify how many bytes of Extended Device Information will be output.

Manufacturer and Device ID Information

Byte 1 – Manufacturer ID

Hex	JEDEC Assigned Code Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit							
Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1FH	0	0	0	1	1	1	1	1

Byte 2 – Device ID (Part 1)

Herr	F	amily Coo	le		Density Code			
Hex Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
27H	0	0	1	0	0	1	1	1

Byte 3 – Device ID (Part 2)

Herr	MLC Code				Product Version Code				
Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00H	0	0	0	0	0	0	0	0	

Byte 4 – Extended Device Information String Length


Hex				Byte	Count			
Value	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
00H	0	0	0	0	0	0	0	0

Manufacturer ID 1FH = Atmel

Family Code	001 = DataFlash
Density Code	00111 = 32-Mbit

MLC Code	000 = 1-bit/Cell Technology
Product Version	00000 = Initial Version

Byte Count	00H = 0 Bytes of Information
	-



Note: Based on JEDEC publication 106 (JEP106), Manufacturer ID data can be comprised of any number of bytes. Some manufacturers may have Manufacturer ID codes that are two, three or even four bytes long with the first byte(s) in the sequence being 7FH. A system should detect code 7FH as a "Continuation Code" and continue to read Manufacturer ID bytes. The first non-7FH byte would signify the last byte of Manufacturer ID data. For Atmel (and some other manufacturers), the Manufacturer ID data is comprised of only one byte.



Security Register	The AT45DB321C contains a specialized register that can be used for security pur- poses in system design. The Security Register is a unique 128-byte register that is divided into two portions. The first 64 bytes (byte 0 to byte 63) of this page are allocated as a one-time user programmable space. Once these 64 bytes have been programmed, they should not be reprogrammed. The remaining 64 bytes of this page (byte 64 to byte 127) are factory programmed by Atmel and will contain a unique number for each device. The factory programmed data is fixed and cannot be changed.
	The Security Register can be read by clocking in opcode 77H to the device followed by three address bytes (which are comprised of 14 don't care bits plus 10 address bits) and 32 don't care clock cycles. See the opcode table on page 17.
	To program the first 64 bytes of the Security Register, a two step sequence must be used. The first step requires that the user loads the desired data into Buffer 1 by using the Buffer 1 Write operation (opcode 84H – see Buffer Write description on page 5). The user should specify the starting buffer address as location zero and should write a full 64 bytes of information into the buffer. Otherwise, the first 64 bytes of the buffer may contain data that was previously stored in the buffer. It is not necessary to fill the remaining 464 bytes (byte locations 64 through 127) of the buffer with data. After the Buffer 1 Write operation has been completed, the Security Register can be subsequently programmed by reselecting the device and clocking in opcode 9AH into the device followed by three don't care bytes (24 clock cycles). After the final don't care clock cycle has been completed, a low-to-high transition on the \overline{CS} pin will cause the device to initiate an internally self-timed program operation in which the contents of Buffer 1 will be programmed into the Security Register; the remaining 464 bytes of the buffer will be ignored. The Security Register program operation should take place in a maximum time of t _p .
Operation Mode Summary	The modes described can be separated into two groups – modes that make use of the Flash memory array (Group A) and modes that do not make use of the Flash memory array (Group B).
	 Group A modes consist of: Main Memory Page Read Continuous Array Read Main Memory Page to Buffer 1 (or 2) Transfer Buffer 1 (or 2) to Main Memory Page Program with Built-in Erase Buffer 1 (or 2) to Main Memory Page Program without Built-in Erase Buffer 1 (or 2) to Main Memory Page Program without Built-in Erase Main Memory Page Program through Buffer 1 (or 2) Page Erase Block Erase Auto Page Rewrite Group B modes consist of: Buffer 1 (or 2) Read Buffer 1 (or 2) Write Status Register Read
	4. Manufacturer and Device ID Read

MFI

If a Group A mode is in progress (not fully completed), then another mode in Group A should not be started. However, during this time in which a Group A mode is in

progress, modes in Group B can be started, except the first two Group A commands (Memory Array Read Commands).

This gives the DataFlash the ability to virtually accommodate a continuous data stream. While data is being programmed into main memory from buffer 1, data can be loaded into buffer 2 (or vice versa). See application note AN-4 ("Using Atmel's Serial DataFlash") for more details.

Pin Descriptions SERIAL INPUT (SI): The SI pin is an input-only pin and is used to shift data serially into the device. The SI pin is used for all data input, including opcodes and address sequences.

SERIAL OUTPUT (SO): The SO pin is an output-only pin and is used to shift data serially out from the device.


SERIAL CLOCK (SCK): The SCK pin is an input-only pin and is used to control the flow of data to and from the DataFlash. Data is always clocked into the device on the rising edge of SCK and clocked out of the device on the falling edge of SCK.

CHIP SELECT (CS): The DataFlash is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted on the input pin (SI), and the output pin (SO) will remain in a high impedance state. A high-to-low transition on the \overline{CS} pin is required to start an operation, and a low-to-high transition on the \overline{CS} pin is required to end an operation or to start an internally self-timed operation.

WRITE PROTECT (WP): The WP pin is used to control the Hardware Sector Protection. Hardware Sector Protection is enabled by asserting the WP pin and keeping the pin in it's asserted state. Disabling Hardware Sector Protection is accomplished by simply deasserting the WP pin. The WP pin will override the software controlled sector protection method but only for protecting the sectors. For example, if the sectors were not previously protected by the Enable Sector Protection command, then simply asserting the WP pin for the minimum specified time (t_{WPE}) would enable the sector protection. When the WP pin is deasserted; however, the sector protection would no longer be enabled as long as the Enable Sector Protection command was not issued while the WP pin was asserted. If the Enable Sector Protection command was issued before or while the WP pin was asserted, then simply deasserting the WP pin would not disable the sector protection. In this case, the Disable Sector Protection command would need to be issued while the WP pin is deasserted to disable the sector protection. The Disable Sector Protection command is also ignored whenever the WP pin is asserted.

To ensure backwards compatibility with previous generations of DataFlash, the function of the \overline{WP} pin has not changed. Therefore, when the \overline{WP} pin is asserted, certain sectors in the memory array will be protected, and when the \overline{WP} pin is deasserted, the memory array will be unprotected provided the Enable Sector Protection command hasn't been issued. New devices are shipped from Atmel with the contents of the Sector Protection while the remaining sectors are not flagged for protection. The user can reprogram the Sector Protection Register to change which sectors will be protected by the \overline{WP} pin.

The table below details the sector protection status for various scenarios of the \overline{WP} pin, the Enable Sector Protection command, and the Disable Sector Protection command.



3387B-DFLSH-9/04



Time Period	WP Pin	Enable Sector Protection Command	Disable Sector Protection Command	Sector Protection Status
	High	Command Not Issued Previously	x	Disabled
1	High	Command Issued	_	Enabled
	High	-	Command Issued	Disabled
2	Low	x	x	Enabled
	High	Command Issued during Period 1 or 2	Not Issued Yet	Enabled
3	High	_	Command Issued	Disabled
	High	Issue Command	-	Enabled

RESET: A low state on the reset pin (RESET) will terminate the operation in progress and reset the internal state machine to an idle state. The device will remain in the reset condition as long as a low level is present on the RESET pin. Normal operation can resume once the RESET pin is brought back to a high level.

The device incorporates an internal power-on reset circuit, so there are no restrictions on the RESET pin during power-on sequences. The RESET pin is also internally pulled high; therefore, in low pin count applications, connection of the RESET pin is not necessary if this pin and feature will not be utilized. However, it is recommended that the RESET pin be driven high externally whenever possible.

READY/BUSY: This open drain output pin will be driven low when the device is busy in an internally self-timed operation. This pin, which is normally in a high state (through an external pull-up resistor), will be pulled low during programming/erase operations, and page-to-buffer transfers.

The busy status indicates that the Flash memory array and one of the buffers cannot be accessed; read and write operations to the other buffer can still be performed. During Page Erase and Block Erase, read and write operations can be performed to both buffers.

Power-on/Reset State When power is first applied to the device, or when recovering from a reset condition, the device will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a high-to-low transition on the \overline{CS} pin will be required to start a valid instruction. The mode (Mode 3 or Mode 0) will be automatically selected on every falling edge of \overline{CS} by sampling the inactive clock state. After power is applied and V_{CC} is at the minimum datasheet value, the system should wait 20 ms before an operational mode (DataFlash) is started.

System Considerations

The RapidS serial interface is controlled by the serial clock SCK, serial input SI and chip select CS pins. These signals must rise and fall monotonically and be free from noise. Excessive noise or ringing on these pins can be misinterpreted as multiple edges and cause improper operation of the device. The PC board traces must be kept to a minimum distance or appropriately terminated to ensure proper operation. If necessary, decoupling capacitors can be added on these pins to provide filtering against noise glitches.

As system complexity continues to increase, voltage regulation is becoming more important. A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash memories, the peak current for DataFlash occur during the programming and erase operation. The regulator needs to supply this peak current requirement. An under specified regulator can cause current starvation. Besides increasing system noise, current starvation during programming or erase can lead to improper operation and possible data corruption.

For applications that require random modifications of data within a sector, please refer to "Auto Page Rewrite" on page 6.

It is recommended that the RDY/BUSY bit of status register or the RDY/BUSY pin be monitored in order to minimize the erase and programming time.

Atmel C generation DataFlash utilizes a sophisticated adaptive algorithm during erase and programming to maximize the endurance over the life of the device. The algorithm uses a verification mechanism to check if the memory cells have been erased or programmed successfully. If the memory cells were not erased or programmed, the algorithm loops back and erases or programs the memory cells again. The process will continue until the device is erased or programmed successfully.

The erase and programming operations are internally self-timed and fixed timing is not recommended.





Table 1. Read Commands

Command	SCK Mode	Opcode
Continuous Array Dood	RapidS Mode 0 or 3	E8H
Continuous Array Read	Inactive Clock Polarity Low or High	68H
Main Manany Dava Daad	RapidS Mode 0 or 3	D2H
Main Memory Page Read	Inactive Clock Polarity Low or High	52H
	RapidS Mode 0 or 3	D4H
Buffer 1 Read	Inactive Clock Polarity Low or High	54H
	RapidS Mode 0 or 3	D6H
Buffer 2 Read	Inactive Clock Polarity Low or High	56H
Otatus Davistan David	RapidS Mode 0 or 3	D7H
Status Register Read	Inactive Clock Polarity Low or High	57H
Manufacturer and Device ID	RapidS Mode 0 or 3	9FH

Note: 1. Legacy Opcodes 52H, 54H, 56H, 57H, and 68H are still supported for reasons of backward compatibility only and are not recommended for new designs. The inactive clock polarity high or low modes will not be supported in the future products.

Table 2. Program and Erase Commands

Command	SCK Mode	Opcode
Buffer 1 Write	Mode 0, Mode 3	84H
Buffer 2 Write	Mode 0, Mode 3	87H
Buffer 1 to Main Memory Page Program with Built-in Erase	Mode 0, Mode 3	83H
Buffer 2 to Main Memory Page Program with Built-in Erase	Mode 0, Mode 3	86H
Buffer 1 to Main Memory Page Program without Built-in Erase	Mode 0, Mode 3	88H
Buffer 2 to Main Memory Page Program without Built-in Erase	Mode 0, Mode 3	89H
Page Erase	Mode 0, Mode 3	81H
Block Erase	Mode 0, Mode 3	50H
Main Memory Page Program Through Buffer 1	Mode 0, Mode 3	82H
Main Memory Page Program Through Buffer 2	Mode 0, Mode 3	85H

Table 3. Additional Commands

Command	SCK Mode	Opcode
Main Memory Page to Buffer 1 Transfer	Mode 0, Mode 3	53H
Main Memory Page to Buffer 2 Transfer	Mode 0, Mode 3	55H
Auto Page Rewrite Through Buffer 1 ⁽¹⁾	Mode 0, Mode 3	58H
Auto Page Rewrite Through Buffer 2 ⁽¹⁾	Mode 0, Mode 3	59H
Security Register Program ⁽²⁾	Mode 0, Mode 3	9AH
Security Register Read	Mode 0, Mode 3	77H

Notes: 1. This command should be used for applications requiring a high number of random page writes within a sector. See "Auto Page Rewrite" on page 6.

2. The Security Register Program command utilizes data stored in Buffer 1. Therefore, this command must be used in conjunction with the Buffer 1 write command. See the Security Register description on page 12 for details.

AT45DB321C [Preliminary]

level Addressing Sequence
level Addressing Sequence

	Address Byte									Address Byte																
Opcode	Opcode	Reserved	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0	BA9	BA8	BA7	BAG	BA5	BA4	BA3	BA2	BA1	BA0	Additional Don't Care Bytes Required
50H	0 1 0 1 0 0 0 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	х	х	х	х	х	x	х	х	х	х	х	х	х	N/A
52H	0 1 0 1 0 0 1 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	В	В	В	В	В	В	В	В	В	В	4 Bytes
53H	0 1 0 1 0 0 1 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	x	х	х	х	N/A
54H	0 1 0 1 0 1 0 0	х	х	х	х	х	х	х	х	x	х	х	х	х	х	В	В	В	В	В	В	В	В	в	В	1 Byte
55H	0 1 0 1 0 1 0 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	x	х	х	х	х	х	х	х	N/A
56H	0 1 0 1 0 1 1 0	х	х	х	х	х	х	х	х	x	х	х	х	х	х	В	В	В	В	В	В	В	В	в	В	1 Byte
57H	0 1 0 1 0 1 1 1				Ν	/A							Ν	J/A							Ν	J/A				N/A
58H	0 1 0 1 1 0 0 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
59H	0 1 0 1 1 0 0 1	r	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
68H	0 1 1 0 1 0 0 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	в	В	в	В	в	в	в	в	в	в	4 Bytes
77H	0 1 1 1 0 1 1 1	х	х	х	х	х	х	х	х	х	х	х	х	х	х	в	В	В	В	в	в	в	в	в	в	4
81H	1 0 0 0 0 0 0 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
82H	1 0 0 0 0 0 1 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	в	В	в	В	в	в	в	в	в	в	N/A
83H	1 0 0 0 0 0 1 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
84H	1 0 0 0 0 1 0 0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	в	в	в	в	в	в	в	в	в	в	N/A
85H	1 0 0 0 0 1 0 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	в	В	В	В	В	в	в	в	в	в	N/A
86H	1 0 0 0 0 1 1 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
87H	1 0 0 0 0 1 1 1	х	х	х	х	х	х	х	х	х	х	х	х	х	х	в	В	в	В	в	в	в	в	в	в	N/A
88H	1 0 0 0 1 0 0 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
89H	1 0 0 0 1 0 0 1	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	х	х	х	х	х	х	х	х	х	х	N/A
9AH	1 0 0 1 1 0 1 0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	N/A
9FH	10011111				Ν	/A							Ν	J/A							Ν	J/A				N/A
D2H	1 1 0 1 0 0 1 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	в	в	в	в	в	в	в	в	в	в	4
D4H	1 1 0 1 0 1 0 0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	в	в	в	в	в	в	в	в	в	в	1
D6H	1 1 0 1 0 1 1 0	х	х	х	х	х	х	х	х	х	х	х	х	х	х	в	в	в	в	в	в	в	в	в	в	1
D7H	1 1 0 1 0 1 1 1				N	/A							Ν	J/A							Ν	J/A				1/0
E8H	1 1 1 0 1 0 0 0	r	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Ρ	Р	Ρ	Ρ	Ρ	Ρ	Ρ	в	в	в	в	в	в	в	в	в	в	4

Note: r = Reserved Bit, P = Page Address Bit, B = Byte/Buffer Address Bit, x = Don't Care





Absolute Maximum Ratings*

Temperature under Bias55°C to +125°C
Storage Temperature
All Input Voltages (including NC Pins) with Respect to Ground0.6V to +6.25V
All Output Voltages with Respect to Ground0.6V to V _{CC} + 0.6V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

		AT45DB321C
	Com.	0°C to 70°C
Operating Temperature (Case)	Ind.	-40°C to 85°C
V _{CC} Power Supply ⁽¹⁾		2.7V to 3.6V

Note: 1. After power is applied and V_{CC} is at the minimum specified datasheet value, the system should wait 20 ms before an operational mode is started.

DC Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{SB}	Standby Current	\overline{CS} , \overline{RESET} , $\overline{WP} = V_{IH}$, all inputs at CMOS levels		8	30	μA
I _{CC1} ⁽¹⁾	Active Current, Read Operation, Serial Interface	$ f = 20 \text{ MHz}; \text{ I}_{\text{OUT}} = 0 \text{ mA}; $ $ V_{\text{CC}} = 3.6 \text{V} $		10	15	mA
I _{CC2}	Active Current, Program Operation, Page Program	V _{CC} = 3.6V		45	65	mA
I _{CC3}	Active Current, Page Erase Operation	V _{CC} = 3.6V		35	50	mA
I _{CC4}	Active Current, Block Erase Operation	V _{CC} = 3.6V		35	50	mA
I _{LI}	Input Load Current	V _{IN} = CMOS levels			1	μA
I _{LO}	Output Leakage Current	V _{I/O} = CMOS levels			1	μA
V _{IL}	Input Low Voltage				V _{CC} x 0.3	V
V _{IH}	Input High Voltage		V _{CC} x 0.7			V
V _{OL}	Output Low Voltage	I _{OL} = 1.6 mA; V _{CC} = 2.7V			0.4	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA	V _{CC} - 0.2V			V

Notes: 1. I_{CC1} during a buffer read is 30 mA maximum.

AT45DB321C [Preliminary]

Symbol	Parameter	Min	Тур	Max	Units	
f _{SCK} ⁽¹⁾	SCK Frequency			40	MHz	
f _{CAR} ⁽¹⁾	SCK Frequency for Continuous Array Read			40	MHz	
t _{wH}	SCK High Time	10			ns	
t _{wL}	SCK Low Time	10			ns	
t _{cs}	Minimum CS High Time	250			ns	
t _{CSS}	CS Setup Time	250			ns	
сен	CS Hold Time	250			ns	
t _{CSB}	CS High to RDY/BUSY Low			150	ns	
t _{su}	Data In Setup Time	3			ns	
t _H	Data In Hold Time	6			ns	
НО	Output Hold Time	0			ns	
t _{DIS}	Output Disable Time			10	ns	
t _v	Output Valid			12	ns	
t _{xFR}	Page to Buffer Transfer Time			250	μs	
t _{EP} ⁽²⁾	Page Erase and Programming Time		20	50	ms	
t _P ⁽²⁾	Page Programming Time			14	ms	
PE ⁽²⁾	Page Erase Time		10	40	ms	
BE ⁽²⁾	Block Erase Time		30	60	ms	
RST	RESET Pulse Width	10			μs	
REC	RESET Recovery Time			1	μs	
WPE	WP Low to Protection Enabled	1			μs	
t _{wPD}	WP High to Protection Disabled			1	μs	

AC Characteristics – Serial Interface


Note: 1. Maximum specified frequency for SPI compatibility is 33 MHz.

2. Value are based on device characterization, not 100% tested in production.






Input Test Waveforms and Measurement Levels



Output Test Load




AC Waveforms

Four different timing waveforms are shown below. Waveform 1 shows the SCK signal being low when \overline{CS} makes a high-to-low transition, and waveform 2 shows the SCK signal being high when \overline{CS} makes a high-to-low transition. In both cases, output SO becomes valid while the SCK signal is still low (SCK low time is specified as t_{WL}). Timing waveforms 1 and 2 conform to RapidS serial interface but for frequencies up to 33 MHz and are compatible with SPI Mode 0 and SPI Mode 3 respectively. Waveforms 1 and 2 are also compatible with inactive clock polarity low and inactive clock polarity high, since the maximum specified frequency in that case is 33 MHz.


Waveform 3 and waveform 4 illustrate general timing diagram for RapidS serial interface. These are similar to waveform 1 and waveform 2, except that output SO is not restricted to become valid during the t_{WL} period. These timing waveforms are valid over the full frequency range (maximum frequency = 40 MHz) of the RapidS serial case.

²⁰ AT45DB321C [Preliminary]




Waveform 1 – SPI Mode 0 Compatible (for Frequencies up to 33 MHz)






Waveform 3 - RapidS Mode 0 (for all Frequencies)




Waveform 4 – RapidS Mode 3 (for all Frequencies)






3387B-DFLSH-9/04






Command Sequence for Read/Write Operations (except Status Register Read)




- Notes: 1. "r" designates bits reserved for larger densities.
 - 2. It is recommended that "r" be a logical "0" for densities of 32M bits or smaller.
 - 3. For densities larger than 32M bits, the "r" bit becomes the most significant Page Address bit for the appropriate density.

Write Operations


The following block diagram and waveforms illustrate the various write sequences available.




Main Memory Page Program through Buffers



Buffer Write




Buffer to Main Memory Page Program (Data from Buffer Programmed into Flash Page)






Read Operations


The following block diagram and waveforms illustrate the various read sequences available.




Main Memory Page Read



Main Memory Page to Buffer Transfer (Data from Flash Page Read into Buffer)



Detailed Bit-level Read Timing – RapidS Serial Interface Mode 0




3387B-DFLSH-9/04




Detailed Bit-level Read Timing – RapidS Serial Interface Mode 0 (Continued)

Status Register Read (Opcode: D7H)




Detailed Bit-level Read Timing – RapidS Serial Interface Mode 3






Detailed Bit-level Read Timing – RapidS Serial Interface Mode 3 (Continued)

Status Register Read (Opcode: D7H)



Manufacturer and Device ID Read (Opcode: 9FH)



Auto Page Rewrite Flowchart





Figure 1. Algorithm for Programming or Reprogramming of the Entire Array Sequentially

- Notes: 1. This type of algorithm is used for applications in which the entire array is programmed sequentially, filling the array page-bypage.
 - 2. A page can be written using either a Main Memory Page Program operation or a Buffer Write operation followed by a Buffer to Main Memory Page Program operation.
 - 3. The algorithm above shows the programming of a single page. The algorithm will be repeated sequentially for each page within the entire array.





Auto Page Rewrite Flowchart (Continued)



- Notes: 1. To preserve data integrity, each page of a DataFlash sector must be updated/rewritten at least once within every 10,000 cumulative page erase and program operations.
 - 2. A Page Address Pointer must be maintained to indicate which page is to be rewritten. The Auto Page Rewrite command must use the address specified by the Page Address Pointer.
 - 3. Other algorithms can be used to rewrite portions of the Flash array. Low-power applications may choose to wait until 10,000 cumulative page erase and program operations have accumulated before rewriting all pages of the sector. See application note AN-4 ("Using Atmel's Serial DataFlash") for more details.

AT45DB321C [Preliminary]

Sector Addressing

PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2 - PA0	Sector
0	0	0	0	0	0	0	0	0	0	х	0a
0	0	0	0	Х	Х	Х	Х	Х	Х	х	0b
0	0	0	1	Х	Х	Х	Х	Х	Х	х	1
0	0	1	0	Х	Х	Х	Х	Х	Х	х	2
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•	•
1	1	0	0	Х	Х	Х	Х	Х	Х	х	12
1	1	0	1	Х	Х	Х	Х	Х	Х	х	13
1	1	1	0	Х	Х	Х	Х	Х	х	х	14
1	1	1	1	Х	Х	Х	Х	Х	Х	х	15





Ordering Information

f _{scк}	I _{CC} (mA)				
(MHz)	Active	Standby	Ordering Code	Package	Operation Range
40	15	0.03	AT45DB321C-CC AT45DB321C-CNC AT45DB321C-TC	24C1 8CN3 28T	Commercial (0°C to 70°C)
40	15	0.03	AT45DB321C-CI AT45DB321C-TI	24C1 28T	Industrial (-40°C to 85°C)

Green Package Options (Pb /Halide-free)

f _{scк}	I _{CC} (mA)				
(MHz)	Active	Standby	Ordering Code	Package	Operation Range
40	15	0.03	AT45DB321C-CNU	8CN3	Industrial
40	15		AT45DB321C-TU	28T	(-40°C to 85°C)

Legacy Package Options⁽¹⁾

f _{scк}	I _{CC} (mA)				
(MHz)	Active	Standby	Ordering Code	Package	Operation Range
40	15	0.03	AT45DB321C-RC	28R	Commercial (0°C to 70°C)
40	15	0.03	AT45DB321C-RI	28R	Industrial (-40°C to 85°C)


Note: 1. Not recommended for new designs.

	Package Type						
24C3	24-ball (5 x 5 Array), 1.0 mm Pitch, 6 x 8 x 1.2 mm, Plastic Chip-scale Ball Grid Array (CBGA)						
8CN3	8-pad (6 mm x 8 mm) Chip Array Small Outline No Lead Package (CASON)						
28T	28-lead, Plastic Thin Small Outline Package (TSOP)						
28R	28-lead, 0.330" Wide, Plastic Gull Wing Small Outline Package (SOIC)						

AT45DB321C [Preliminary]

Packaging Information

24C3 – CBGA






3387B-DFLSH-9/04




8CN3 – CASON



AT45DB321C [Preliminary]


28T – TSOP, Type I







28R - SOIC



COMMON DIMENSIONS

(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
А	2.39	-	2.79	
A1	0.050	-	0.356	
D	18.00	-	18.50	Note 1
E	11.70	-	12.50	
E1	8.59	-	8.79	Note 1
В	0.356	-	0.508	
С	0.203	-	0.305	
L	0.94	-	1.27	
е		1.27 TYP		

		5/18/2	2004
2325 Orchard Parkway San Jose, CA 95131	TITLE 28R , 28-lead, 0.330" Body Width, Plastic Gull Wing Small Outline (SOIC)	DRAWING NO. 28R	REV. C



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel[®], logo and combinations thereof, and DataFlash[®] are registered trademarks, and Everywhere You AreSM and RapidS[™] are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

