HYB25D512400C[E/T/F/C](L) HYB25D512800C[E/T/F/C](L) HYB25D512160C[E/T/F](L)

DDR SDRAM

RoHS Compliant Products



Rev. 1.31

Qimonda

www.qimonda.com



HYB25D	HYB25D512400C[E/T/F/C](L), HYB25D512800C[E/T/F/C](L), HYB25D512160C[E/T/F](L)									
Revision History: 2006-09, Rev. 1.31										
Page	Subjects (major changes since last revision)									
All	Qimonda update									
All	Adapted internet edition									
Previous	Revision: 2006-05, Rev. 1.3									
10	Added the components HYB25D512160CT-6, HYB25D512160CT-5, HYB25D512800CFL-6 HYB25D512800CFL-5, HYB25D512160CFL-6									
10	Correct the name HYB25D512400CFL-6									
Previous Revision: 2006-03, Rev. 1.2										

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com



1 Overview

This chapter gives an overview of the 512-Mbit Double-Data-Rate SDRAM product family and describes its main characteristics.

1.1 Features

- Double data rate architecture: two data transfers per clock cycle
- Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- DQS is edge-aligned with data for reads and is centeraligned with data for writes
- Differential clock inputs (CK and CK)
- · Four internal banks for concurrent operation
- · Data mask (DM) for write data
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS

- Burst Lengths: 2, 4, or 8
- CAS Latency: 2, 2.5, 3
- · Auto Precharge option for each burst access
- Auto Refresh and Self Refresh Modes
- RAS-lockout supported t_{RAP}=t_{RCD}
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL_2 compatible) I/O
- V_{DDQ} = 2.5 V \pm 0.2 V
- V_{DD} = 2.5 V \pm 0.2 V
- P-TFBGA-60-11 package
- · P-TSOPII-66-1 package
- RoHS Compliant Products¹⁾

TABLE 1 Performance for -5 and -6 **Part Number Speed Code** -5 DDR333B Speed Grade Component DDR400B Max. Clock Frequency @CL3 f_{CK3} 200 166 MHz @CL2.5 166 166 $f_{\mathrm{CK2.5}}$ MHz @CL2 $f_{\rm CK2}$ 133 133 MHz

¹⁾ RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



1.2 Description

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 512-Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and $\overline{\text{CK}}$; the crossing of CK going HIGH and $\overline{\text{CK}}$ going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.





TABLE 2

		Or	derina li	nformationfor I	ead-Free	a/RoHS Con	IABLE 2 npliant Products)
Part Number ¹⁾	Org.	CAS-RCD-RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package
HYB25D512400CF-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TFBGA-60-11
HYB25D512400CFL-5	×4						
HYB25D512800CF-5	×8						
HYB25D512800CFL-5	×8						
HYB25D512160CF-5	×16						
HYB25D512160CFL-5	×16						
HYB25D512400CF-6	×4	2.5-3-3	166	2.0-3-3	133	DDR333]
HYB25D512400CFL-6	×4						
HYB25D512800CF-6	×8						
HYB25D512800CFL-6	×8						
HYB25D512160CF-6	×16						
HYB25D512160CFL-6	×16						
HYB25D512400CE-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TSOPII-66-1
HYB25D512800CE-5	×8						
HYB25D512800CEL-5	×8						
HYB25D512160CE-5	×16						
HYB25D512160CEL-5	×16						
HYB25D512400CE-6	×4	2.5-3-3	166	2.0-3-3	133	DDR333	
HYB25D512800CE-6	×8]					
HYB25D512800CEL-6	×8]					
HYB25D512160CE-6	×16]					
HYB25D512160CEL-6	×16						

¹⁾ HYB: designator for memory components 25D: DDR SDRAMs at V_{DDQ} = 2.5 V 512: 512-Mbit density 400/800/160: Product variations x4, x8 and x16 B: Die revision B C/F/E: Package type FBGA and TSOP



TABLE 3

Ordering Information for non RoHS Compliant Products

			Ora	ering informati	on for n	on Rons Co	impliant Products
Part Number ¹⁾	Org.	CAS-RCD-RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package
HYB25D512400CC-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TFBGA-60-11
HYB25D512800CC-5	×8						
HYB25D512400CC-6	×4	2.5-3-3	166	2.0-3-3	133	DDR333	
HYB25D512800CC-6	×8						
HYB25D512400CT-5	×4	3.0-3-3	200	2.5-3-3	166	DDR400B	P-TSOPII-66-1
HYB25D512800CT-5	×8						
HYB25D512160CT-5	×16						
HYB25D512400CT-6	×4	2.5-3-3	166	2.0-3-3	133	DDR333	
HYB25D512800CT-6	×8						
HYB25D512160CT-6	×16						

¹⁾ HYB: designator for memory components 25D: DDR SDRAMs at V_{DDQ} = 2.5 V 512: 512-Mbit density 400/800/160: Product variations x4, x8 and x16 B: Die revision B C/F/E: Package type FBGA and TSOP



2 Pin Configuration

The pin configuration of a DDR SDRAM is listed by function in **Table 4** (60 pins). The abbreviations used in the Pin#/Buffer# column are explained in **Table 5** and **Table 6** respectively. The pin numbering for FBGA is depicted in **Figure 1** and that of the TSOP package in **Figure 2**

				TABLE 4 Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signal	s			
G2, 45	CK1	I	SSTL	Clock Signal
G3, 46	CK1	I	SSTL	Complementary Clock Signal
H3, 44	CKE	I	SSTL	Clock Enable
Control Sign	als			
H7, 23	RAS	I	SSTL	Row Address Strobe
G8, 22	CAS	I	SSTL	Column Address Strobe
G7, 21	WE	I	SSTL	Write Enable
H8, 24	CS	I	SSTL	Chip Select
Address Sign	nals			
J8, 26	BA0	I	SSTL	Bank Address Bus 2:0
J7, 27	BA1	I	SSTL	
K7, 29	A0	I	SSTL	Address Bus 11:0
L8, 30	A1	I	SSTL	
L7, 31	A2	I	SSTL	
M8, 32	A3	I	SSTL	
M2, 35	A4	I	SSTL	
L3, 36	A5	I	SSTL	
L2, 37	A6	I	SSTL	
K3, 38	A7	I	SSTL	
K2, 39	A8	I	SSTL	
J3, 40	A9	1	SSTL	
K8, 28	A10	I.	SSTL	
	AP	I	SSTL	
J2, 41	A11	I	SSTL	
H2, 42	A12	I	SSTL	Address Signal 12
				Note: Module based on 256 Mbit or larger dies
	NC	NC	_	Note: Module based on 128 Mbit or smaller dies



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
F9, 17	A13	I	SSTL	Address Signal 13
				Note: 1 Gbit based module
	NC	NC	_	Note: Module based on 512 Mbit or smaller dies
Data Signals ×4	organizati	on		
B7, 5	DQ0	I/O	SSTL	Data Signal Bus 3:0
D7, 11	DQ1	I/O	SSTL	
D3, 56	DQ2	I/O	SSTL	
B3, 62	DQ3	I/O	SSTL	
Data Strobe ×4	organisatio	n		
E3, 51	DQS	I/O	SSTL	Data Strobe
Data Mask ×4 o	rganization	Ì		
F3, 47	DM	I	SSTL	Data Mask
Data Signals ×8	organizati	on		
A8, 2	DQ0	I/O	SSTL	Data Signal Bus 7:0
B7, 5	DQ1	I/O	SSTL	
C7, 8	DQ2	I/O	SSTL	
D7, 11	DQ3	I/O	SSTL	
D3, 56	DQ4	I/O	SSTL	
C3, 59	DQ5	I/O	SSTL	
B3, 62	DQ6	I/O	SSTL	
A2, 65	DQ7	I/O	SSTL	
Data Strobe ×8	organisatio	on		
E3, 51	DQS	I/O	SSTL	Data Strobe
Data Mask ×8 o	rganization	1		
F3, 47	DM	I	SSTL	Data Mask



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Signals ×1	6 organiz	ation		
A8, 2	DQ0	I/O	SSTL	Data Signal 15:0
B9, 4	DQ1	I/O	SSTL	
B7, 5	DQ2	I/O	SSTL	
C9, 7	DQ3	I/O	SSTL	
C7, 8	DQ4	I/O	SSTL	
D9, 10	DQ5	I/O	SSTL	
D7, 11	DQ6	I/O	SSTL	
E9, 13	DQ7	I/O	SSTL	
E1, 54	DQ8	I/O	SSTL	
D3, 56	DQ9	I/O	SSTL	
D1, 57	DQ10	I/O	SSTL	
C3, 59	DQ11	I/O	SSTL	
C1, 60	DQ12	I/O	SSTL	
B3, 62	DQ13	I/O	SSTL	
B1, 63	DQ14	I/O	SSTL	
A2, 65	DQ15	I/O	SSTL	
Data Strobe ×1	6 organiza	tion		
E3, 51	UDQS	I/O	SSTL	Data Strobe Upper Byte
E7, 16	LDQS	I/O	SSTL	Data Strobe Lower Byte
Data Mask ×16	organizati	on		
F3, 47	UDM	I	SSTL	Data Mask Upper Byte
F7, 20	LDM	I	SSTL	Data Mask Lower Byte
Power Supplies	5			
F1, 49	V_{REF}	Al	_	I/O Reference Voltage
A9, B2, C8, D2, E8, 3, 9, 15, 55, 61	V _{DDQ}	PWR		I/O Driver Power Supply
A7, F8, M7, 1, 18, 33	V_{DD}	PWR	_	Power Supply
A1, B8, C2, D8, E2, 6, 12, 52, 58, 64	V _{SSQ}	PWR	_	Power Supply
A3, F2, M3, 34	V_{SS}	PWR		Power Supply
Not Connected				
A2, 65	NC	NC	_	Not Connected
				Note: x4 organization
A8, 2	NC	NC	-	Not Connected
				Note: x4 organization
B1, 63	NC	NC		Not Connected
				Note: x8 and x4 organisation



Ball#/Pin#	Name	Pin Type	Buffer Type	Function			
B9, 4	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
C1, 60	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
C3, 59	NC	NC	_	Not Connected			
				Note: x4 organization			
C7, 8	NC	NC	_	Not Connected			
				Note: x4 organization			
C9, 7	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
D1, 57	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
D9, 10	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
E1, 54	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
E7, 16	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
E9, 13	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
F7, 20	NC	NC	_	Not Connected			
				Note: x8 and x4 organization			
14, 17, 19, 25,	NC	NC	_	Not Connected			
43, 50				×16,×8 and ×4 organization			

TABLE 5

Abbreviations for Pin Type

Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected (JEDEC Standard)



TABLE 6

Abbreviations for Buffer Type


	Appreviations for Butter Type
Abbreviation	Description
SSTL	Serial Stub Terminalted Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



FIGURE 1

				Pin	Confi	gurat	IOII P	-IFD	GA-	<u>60-9</u>	TOP	view,	5ee (ile D	alis	iiiou	giit t	ne pa	Ur
1	2	3	4	5	6	7	8	9		1	2	3	4	5	6	7	8	9	
$V_{\rm SSQ}$	N.C.	V _{SS}		Α		$V_{\rm DD}$	N.C.	$V_{\rm DDQ}$		V _{SSQ}	DQ7	V _{SS}		Α		$V_{\rm DD}$	DQ0	$V_{\rm DDQ}$	
N.C.	$V_{\rm DDQ}$	DQ3		В		DQ0	V _{SSQ}	N.C.		N.C.	$V_{\rm DDQ}$	DQ6		В		DQ1	V _{SSQ}	N.C.	
N.C.	V _{SSQ}	N.C.		С		N.C.	$V_{\rm DDQ}$	N.C.		N.C.	V _{SSQ}	DQ5		С		DQ2	$V_{\rm DDQ}$	N.C.	
N.C.	$V_{\rm DDQ}$	DQ2		D		DQ1	V _{SSQ}	N.C.		N.C.	$V_{\rm DDQ}$	DQ4		D		DQ3	V _{SSQ}	N.C.	
N.C.	V _{SSQ}	DQS		E		N.C.	V _{DDQ}	N.C.		N.C.	V _{SSQ}	DQS		E		N.C.	$V_{\rm DDQ}$	N.C.	
V_{REF}	V _{SS}	DM		F		N.C.	 	NC/A13		V_{REF}	V _{SS}	DM		F		N.C.		NC/A13	
	СК	СК		G		WE	CAS				СК	СК		G		WE	CAS		
	NC/A12	CKE		Н		RAS	cs				NC/A12	CKE		Н		RAS	cs		
	A11	A9		J		BA1	BA0				A11	A9		J		BA1	BA0		
	A8	A7		K		A0	A10/AP				A8	A7		K			A10/AP		
	A6	A5		L		A2	A1				A6	A5		L		A2	A1		
	A4	V _{SS}		M		$V_{\rm DD}$	A3				A4	V _{SS}		M		V _{DD}	А3		
				(x4)										(x8)					
					1	2	3	4	5	6	7	8	9						
					V _{SSQ}	DQ15	V _{SS}		Α		V _{DD}	DQ0	V _{DDQ}						
					DQ14	V _{DDQ}	DQ13		В		DQ2	V _{SSQ}	DQ1						
					DQ12	V _{SSQ}	DQ11		С		DQ4	V _{DDQ}	DQ3						
					DQ10	V _{DDQ}	DQ9		D		DQ6	V _{SSQ}	DQ5						
					DQ8	V _{SSQ}	UDQS		E		LDQS	V _{DDQ}	DQ7						
					V _{REF}	V _{SS}	UDM		F		LDM	\vdash	NC/A13						
						CK	CK		G		RAS	CAS							
						NC/A12			H										
						A11 A8	A9 A7		J K		BA1 A0	BA0 A10/AP							
						A6	A7 A5		L		A0 A2	A10/AP							
						A6 A4	V _{SS}		М		V _{DD}	A3							
						,,,	33		 (x16)		טט								







3 Functional Description

The 512-Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. The 512-Mbit Double-Data-Rate SDRAM is internally configured as a quad-bank DRAM.

The 512-Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512-Mbit Double-Data-Rate SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.






TABLE 7

Mode Register Definition

			Mode Register Definition						
Field	Bits	Type ¹⁾	Description						
BL	[2:0]	w	Burst Length Number of sequential bits per DQ related to one read/write command. Note: All other bit combinations are RESERVED. 001 _B 2 010 _B 4 011 _B 8						
ВТ	3	-	Burst Type See Table 8 for internal address sequence of low order address bits. 0 _B Sequential 1 _B Interleaved						
CL	[6:4]		CAS Latency Number of full clocks from read command to first data valid window. Note: All other bit combinations are RESERVED. 010 _B 2 011 _B 3 110 _B 2.5						
MODE	[12:7]		Operating Mode Note: All other bit combinations are RESERVED. 000000 _B Normal Operation without DLL Reset 000010 _B Normal DLL Reset						

¹⁾ w = write only register bit



TABLE 8

					Burst Definition				
Burst Length	Start	ting Colun	nn Address	Order of Accesses Within a Burst					
	A2	A1	A0	Type = Sequential	Type = Interleaved				
2	_	_	0	0-1	0-1				
	_	_	1	1-0	1-0				
4	_	0	0	0-1-2-3	0-1-2-3				
	_	0	1	1-2-3-0	1-0-3-2				
	_	1	0	2-3-0-1	2-3-0-1				
	_	1	1	3-0-1-2	3-2-1-0				
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7				
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6				
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5				
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4				
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3				
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2				
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1				
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0				

Notes

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.






TABLE 9

Extended Mode Register

			Extended Mode Register
Field	Bits	Type ¹⁾	Description
DLL	0	W	DLL Status 0 _B Enabled 1 _B Disabled
DS	1		Drive Strength 0 _B Normal 1 _B Weak
MODE	[12:3]		Operating Mode Note: 5. A2 must be 0 to provide compatibility with early DDR devices 6. All other bit combinations are RESERVED. 000000000000000000000BNormal Operation

¹⁾ w = write only register bit



TABLE 10

Truth Table 1a: Commands

					Truth Table	ra. Con	imanus
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Note
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)
Burst Terminate	L	Н	Н	L	Х	BST	1)5)
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)

- 1) CKE is HIGH for all commands shown exceptSelf Refresh. V_{REF} must be maintained during Self Refresh operation.
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A12 provide row address.
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for x16, i = 9 for x8 and 9, 11 for x4); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged. A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is AUTO REFRESH if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).

TABLE 11

Truth Table 1b: DM Operation

Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

¹⁾ Used to mask write data; provided coincident with the corresponding data.



TABLE 12

Truth Table 2: Clock Enable (CKE)

Truth Table 2. Clock Eliable (Ch								
Current State	CKE n-1	CKEn	Command n	Action n	Note			
	Previous Cycle	Current Cycle						
Self Refresh	L	L	X	Maintain Self-Refresh	1)			
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)			
Power Down	L	L	X	Maintain Power-Down				
Power Down	L	Н	Deselect or NOP	Exit Power-Down				
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry				
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry				
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry				
	Н	Н	See Table 13	_				

¹⁾ V_{REF} must be maintained during Self Refresh operation

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit (V_{XSNR}) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



TABLE 13

Truth Table 3: Current State Bank n - Command to Bank n (same bank)

			-	Hut	Table 5. Current	State Bank II - Command to Bank II	(Saine Dank)
Current State	cs	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)
	L	L	L	Н	AUTO REFRESH	_	1) to 7)
	L	L	L	L	MODE REGISTER SET	_	1) to 7)
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8)
	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6), 9)
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6), 8)
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6), 9)
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6), 10)
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8), 11)
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6), 8)
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6), 9), 10)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 12** and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions: Idle: The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration of a Precharge command and ends when t_{RP} is met. Once t_{RP} is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank is in the "row active" state. Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 14.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an Auto Refresh command and ends when t_{RFC} is met. Once t_{RFC} is met, the DDR SDRAM is in the "all banks idle" state. Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when t_{MRD} has been met. Once t_{MRD} is met, the DDR SDRAM is in the "all banks idle" state. Precharging All: Starts with registration of a Precharge All command and ends when t_{RP} is met. Once t_{RP} is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.



TABLE 14

Truth Table 4: Current State Bank n - Command to Bank m

Current State	cs	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	_	1) to 6)
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or	L	Н	L	Н	Read	Select column and start Read burst	1) to 7)
Precharging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	_	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to 8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	_	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7), 9), 10)
	L	L	Н	L	Precharge	_	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7), 9)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7), 9)
	L	L	Н	L	Precharge	_	1) to 6)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 12**: Clock Enable (CKE) and after t_{XSNR}/t_{XSRD} has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions: Idle: The bank has been precharged, and t_{RP} has been met. Row Active: A row in the bank has been activated, and t_{RCD} has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Read with Auto Precharge Enabled: See ¹⁰⁾. Write with Auto Precharge Enabled: See ¹⁰⁾.
- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.
- 9) Concurrent Auto Precharge: This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in Table 15.



10) A Write command may be applied after the completion of data output.

TABLE 15

Truth	Table 5:	Concurrent	Auto	Precharg
-------	----------	------------	-------------	-----------------

		Truth Table 5: Concurrent	Auto Precharge
From Command	To Command (different bank)	Minimum Delay with Concurren Precharge Support	t Auto Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t _{WTR}	t _{CK}
	Write to Write w/AP	BL/2	t _{CK}
	Precharge or Activate	1	t _{ck}
Read w/AP	Read or Read w/AP	BL/2	t _{CK}
	Write or Write w/AP	CL (rounded up) + BL/2	t _{CK}
	Precharge or Activate	1	t _{CK}



4 Electrical Characteristics

This chapter describes the electrical characteristics.

4.1 Operating Conditions

This chapter contains the operating conditions.

	TABL	E 16
مؤرراهم	Maximum D	otingo

				Absolute	e Maxim	um Ratings
Parameter	Symbol Val		Values		Note/ Test	
		min.	typ.	max.		Condition
Voltage on I/O pins relative to $V_{\rm SS}$	V_{IN},V_{OUT}	-0.5	_	$V_{\rm DDQ}$ + 0.5	V	
Voltage on inputs relative to V_{SS}	V_{IN}	-1	_	+3.6	V	
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}	-1	_	+3.6	V	
Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$	V_{DDQ}	-1	_	+3.6	V	
Operating temperature (ambient)	T_{A}	0	_	+70	°C	
Storage temperature (plastic)	T_{STG}	-55	_	+150	°C	
Power dissipation (per SDRAM component)	PD	<u> </u>	1	_	W	
Short circuit output current	I_{OUT}	_	50	_	mA	

Attention: Permanent damage to the device may occur if "Absolute Maximum Ratings" are exceeded. This is a stress rating only, and functional operation should be restricted to recommended operation conditions. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability and exceeding only one of the values may cause irreversible damage to the integrated circuit.

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

TABLE 17

				Inp	ut and Ou	tput Capacitances	
Parameter	Symbol		Values		Unit	Note/	
		Min.	Тур.	Max.		Test Condition	
Input Capacitance: CK, CK	C _{I1}	2.0	_	3.0	pF	TSOPII ¹⁾	
		1.5	_	2.5	pF	TFBGA 1)	
Delta Input Capacitance	C _{dl1}	_	_	0.25	pF	1)	
Input Capacitance: All other input-only pins	C _{I2}	1.5	_	2.5	pF	TFBGA 1)	
		2.0	_	3.0	pF	TSOPII 1)	
Delta Input Capacitance: All other input-only pins	C _{dIO}	_	_	0.5	pF	1)	

Rev. 1.31, 2006-09 03292006-3TFJ-HNV3



Parameter	Symbol		Values		Unit	Note/ Test Condition	
		Min.	Тур.	Max.			
Input/Output Capacitance: DQ, DQS, DM	C _{IO}	3.5	_	4.5	pF	TFBGA 1)2)	
		4.0	_	5.0	pF	TSOPII 1)2)	
Delta Input/Output Capacitance: DQ, DQS, DM	C _{dIO}	_	_	0.5	pF	1)	

These values are guaranteed by design and are tested on a sample base only. V_{DDQ} = V_{DD} = 2.5 V ± 0.2 V, f = 100 MHz, T_A = 25 °C, V_{OUT(DC)} = V_{DDQ}/2, V_{OUT} (Peak to Peak) 0.2 V. Unused pins are tied to ground.
 DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the

board level.



TABLE 18

Electrical Characteristics and DC Operating Conditions

			Electrical	Characteris	iics ar	id DC Operating Conditions
Parameter	Symbol	bol Values		Unit	Note/Test Condition ¹⁾	
		Min.	Тур.	Max.		
Device Supply Voltage	V_{DD}	2.3	2.5	2.7	٧	f _{CK} ≤ 166 MHz
Device Supply Voltage	V_{DD}	2.5	2.6	2.7	V	f _{CK} > 166 MHz ²⁾
Output Supply Voltage	V_{DDQ}	2.3	2.5	2.7	V	f _{CK} ≤ 166 MHz ³⁾
Output Supply Voltage	V_{DDQ}	2.5	2.6	2.7	V	f _{CK} > 166 MHz ²⁾³⁾
Supply Voltage, I/O Supply Voltage	V_{SS} , V_{SSQ}	0	_	0	V	
Input Reference Voltage	V_{REF}	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4)
I/O Termination Voltage (System)	V _{TT}	V _{REF} – 0.04	_	V _{REF} + 0.04	V	5)
Input High (Logic1) Voltage	V _{IH(DC)}	V _{REF} + 0.15	_	$V_{DDQ} + 0.3$	V	6)
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3	_	V _{REF} – 0.15	V	6)
Input Voltage Level, CK and CK Inputs	V _{IN(DC)}	-0.3	_	V _{DDQ} + 0.3	V	6)
Input Differential Voltage, CK and CK Inputs	V _{ID(DC)}	0.36	_	V _{DDQ} + 0.6	V	6)7)
VI-Matching Pull-up Current to Pull-down Current	VI _{Ratio}	0.71	_	1.4	_	8)
Input Leakage Current	I ₁	-2	_	2	μА	Any input 0 V \leq V _{IN} \leq V _{DD} ; All other pins not under test = 0 V $_{6)9)}$
Output Leakage Current	I _{OZ}	- 5	_	5	μА	DQs are disabled; $0 \text{ V} \le V_{OUT} \le V_{DDQ}^{6}$
Output High Current, Normal Strength Driver	I _{OH}	_		-16.2	mA	$V_{OUT} = {}_{1.95 \text{ V}}^{6)}$
Output Low Current, Normal Strength Driver	I _{OL}	16.2		_	mA	V _{OUT} = 0.35 V ⁶⁾

- 1) $0 \, ^{\circ}\text{C} \leq \text{T}_{A} \leq 70 \, ^{\circ}\text{C}$
- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions, V_{DDQ} must be less than or equal to V_{DD} .
- 4) Peak to peak AC noise on V_{REF} may not exceed ± 2% VREF (DC). VREF is also expected to track noise variations in V_{DDQ}.
- 5) V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF}, and must track variations in the DC level of V_{REF}.
- 6) Inputs are not recognized as valid until V_{REF} stabilizes.
- 7) V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
- 8) The ration of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 9) Values are shown per component



4.2 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, I_{DD} Specifications and Conditions, and Electrical Characteristics and AC Timing.)

Notes

- All voltages referenced to V_{SS}.
- 2. Tests for AC timing, I_{DD}, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 3** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and I_{DD} tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to V_{REF} (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between V_{IL(AC)} and V_{IH(AC)}.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest JEDEC specification for DDR components.






TABLE 19

AC Operating Conditions

				AC O	berating Col	naitions
Parameter		Symbol Values		Unit	Note/ Test	Note ¹⁾
		Min.	Max.		Condition	
Input High (Logic 1) Voltage, DQ, DQS and DM Signals		V _{REF} + 0.31	_	V	2)3)	
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL(AC)}$	_	V _{REF} – 0.31	V	2)3)	
Input Differential Voltage, CK and CK Inputs	$V_{ID(AC)}$	0.7	$V_{DDQ} + 0.6$	V	2)3)4)	
Input Closing Point Voltage, CK and CK Inputs	V _{IX(AC)}	$\begin{array}{c} 0.5 \times V_{DDQ} - \\ 0.2 \end{array}$	0.5 × V _{DDQ} + 0.2	V	2)3)5)	

- 1) $V_{DDQ} = 2.5 \text{ V} \pm 0.2 \text{ V}, V_{DD} = +2.5 \text{ V} \pm 0.2 \text{ V} \text{ (DDR200 DDR333)}; V_{DDQ} = 2.6 \text{ V} \pm 0.1 \text{ V}, V_{DD} = +2.6 \text{ V} \pm 0.1 \text{ V} \text{ (DDR400)}; 0 \text{ °C} \leq T_A \leq 70 \text{ °C}$
- 2) Input slew rate = 1 V/ns.
- 3) Inputs are not recognized as valid until V_{REF} stabilizes.
- 4) V_{ID} is the magnitude of the difference between the input level on CK and the input level on \overline{CK} .
- 5) The value of V_{IX} is expected to equal $0.5 \times V_{DDQ}$ of the transmitting device and must track variations in the DC level of the same.

TABLE 20

		AC Timin	g - Abso	lute Specification	ons for F	PC320	0 and PC2700	
Parameter	Symbol	ymbol –5		-6		Unit	Note/ Test Condition ¹⁾	
				DDR333				
		Min.	Max.	Min.	Max.			
DQ output access time from CK/CK	t_{AC}	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)	
CK high-level width	t_{CH}	0.45	0.55	0.45	0.55	t _{CK}	2)3)4)5)	
Clock cycle time	t_{CK}	5	8	6	12	ns	$CL = 3.0^{2(3)4(5)}$	
		6	12	6	12	ns	CL = 2.5 ²⁾³⁾⁴⁾⁵⁾	
		7.5	12	7.5	12	ns	$CL = 2.0^{2(3)4(5)}$	
CK low-level width	t_{CL}	0.45	0.55	0.45	0.55	t _{CK}	2)3)4)5)	
Auto precharge write recovery + precharge time	t_{DAL}	$(t_{\rm WR}/t_{\rm CK})$ + $(t_{\rm RP}/t_{\rm CK})$	()		•	t _{CK}	2)3)4)5)6)	
DQ and DM input hold time	t_{DH}	0.4	<u> </u>	0.45	_	ns	2)3)4)5)	
DQ and DM input pulse width (each input)	t_{DIPW}	1.75	_	1.75	_	ns	2)3)4)5)6)	
DQS output access time from CK/CK	t_{DQSCK}	-0.6	+0.6	-0.6	+0.6	ns	2)3)4)5)	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t _{CK}	2)3)4)5)	
DQS-DQ skew (DQS and associated DQ signals)	t_{DQSQ}	_	+0.40	_	+0.40	ns	TFBGA 2)3)4)5)	
		_	+0.40	_	+0.45	ns	TSOPII 2)3)4)5)	
Write command to 1st DQS latching transition	t_{DQSS}	0.72	1.25	0.75	1.25	t _{CK}	2)3)4)5)	



Parameter	Symbol -5		-6			Note/ Test	
		DDR400B		DDR333			Condition 1)
		Min.	Max.	Min.	Max.		
DQ and DM input setup time	t_{DS}	0.4	_	0.45	_	ns	2)3)4)5)
DQS falling edge hold time from CK (write cycle)	t_{DSH}	0.2	_	0.2	_	t _{CK}	2)3)4)5)
DQS falling edge to CK setup time (write cycle)	t_{DSS}	0.2	_	0.2	_	t _{CK}	2)3)4)5)
Clock Half Period	t_{HP}	min. (t_{CL}, t_{CH})	_	min. (t_{CL}, t_{CH})	_	ns	2)3)4)5)
Data-out <u>hig</u> h-impedance time from CK/CK	t_{HZ}	_	+0.7	-0.7	+0.7	ns	2)3)4)5)7)
Address and control input hold time	t_{IH}	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)
		0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾
Control and Addr. input pulse width (each input)	t_{IPW}	2.2	_	2.2	_	ns	2)3)4)5)9)
Address and control input setup time	t_{IS}	0.6	_	0.75	_	ns	fast slew rate 3)4)5)6)8)
		0.7	_	0.8	_	ns	slow slew rate ³⁾⁴⁾⁵⁾⁶⁾⁸⁾
Data-out low-impedance time from CK/CK	t_{LZ}	-0.7	+0.70	-0.70	+0.70	ns	2)3)4)5)7)
Mode register set command cycle time	t_{MRD}	2	_	2	_	t _{CK}	2)3)4)5)
DQ/DQS output hold time	t_{QH}	t_{HP} $-t_{QHS}$	_	t_{HP} $-t_{QHS}$	_	ns	2)3)4)5)
Data hold skew factor	t_{QHS}	_	+0.50	_	+0.50	ns	TFBGA 2)3)4)5)
		_	+0.50	_	+0.55	ns	TSOPII 2)3)4)5)
Active to Autoprecharge delay	t_{RAP}	t_{RCD}	_	t_{RCD}	_	ns	2)3)4)5)
Active to Precharge command	t_{RAS}	40	70E+3	42	70E+3	ns	2)3)4)5)
Active to Active/Auto-refresh command period	$t_{\rm RC}$	55	_	60	_	ns	2)3)4)5)
Active to Read or Write delay	t_{RCD}	15	_	18	_	ns	2)3)4)5)
Average Periodic Refresh Interval	t_{REFI}	_	7.8	<u> </u>	7.8	μS	2)3)4)5)8)
Auto-refresh to Active/Auto- refresh command period	t_{RFC}	65	_	72	_	ns	2)3)4)5)
Precharge command period	t_{RP}	15	_	18	_	ns	2)3)4)5)
Read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	t _{CK}	2)3)4)5)
Read postamble	t_{RPST}	0.40	0.60	0.40	0.60	t _{CK}	2)3)4)5)
Active bank A to Active bank B command	t_{RRD}	10	_	12	_	ns	2)3)4)5)
Write preamble	t_{WPRE}	0.25	_	0.25	_	t _{CK}	2)3)4)5)



Parameter	Symbol	-5 DDR400B		-6 DDR333		Unit	Note/ Test	
							Condition 1)	
		Min.	Max.	Min.	Max.	1		
Write preamble setup time	t_{WPRES}	0	_	0	_	ns	2)3)4)5)10)	
Write postamble	t_{WPST}	0.40	0.60	0.40	0.60	t _{CK}	2)3)4)5)11)	
Write recovery time	t_{WR}	15	_	15	_	ns	2)3)4)5)	
Internal write to read command delay	t_{WTR}	2	_	1	_	t _{CK}	2)3)4)5)	
Exit self-refresh to non-read command	t _{XSNR}	75	_	75	_	ns	2)3)4)5)	
Exit self-refresh to read command	t_{XSRD}	200	_	200	_	t _{CK}	2)3)4)5)	

- 1) $0 \text{ °C} \le T_A \le 70 \text{ °C}$; $V_{DDQ} = 2.5 \text{ V} \pm 0.2 \text{ V}$, $V_{DD} = +2.5 \text{ V} \pm 0.2 \text{ V}$ (DDR333); $V_{DDQ} = 2.6 \text{ V} \pm 0.1 \text{ V}$, $V_{DD} = +2.6 \text{ V} \pm 0.1 \text{ V}$ (DDR400)
- 2) Input slew rate ≥ 1 V/ns for DDR400, DDR333
- 3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V_{RFF}. CK/CK slew rate are ≥ 1.0 V/ns.
- 4) Inputs are not recognized as valid until V_{RFF} stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is V_{TT}.
- 6) For each of the terms, if not already an integer, round to the next highest integer. t_{CK} is equal to the actual system clock cycle time.
- 7) t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate ≥ 1.0 V/ns , slow slew rate ≥ 0.5 V/ns and < 1 V/ns for command/address and CK & CK slew rate > 1.0 V/ns, measured between V_{IH(ac)} and V_{IL(ac)}.
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on t_{DQSS}.
- 11) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.

TABLE 21

I _{DD} CC	maitions
Parameter	Symbol
Operating Current: one bank; active/ precharge; $t_{RC} = t_{RCMIN}$; $t_{CK} = t_{CKMIN}$; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	I _{DD0}
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	I _{DD1}
Precharge Power-Down Standby Current: all banks idle; power-down mode; $CKE \le V_{ILMAX}$; $t_{CK} = t_{CKMIN}$	I _{DD2P}
Precharge Floating Standby Current: $\overline{CS} \ge V_{IHMIN}$, all banks idle; CKE $\ge V_{IHMIN}$; $t_{CK} = t_{CKMIN}$, address and other control inputs changing once per clock cycle, $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I _{DD2F}
Precharge Quiet Standby Current: $\overline{CS} \ge V_{IHMIN}$, all banks idle; $CKE \ge V_{IHMIN}$; $t_{CK} = t_{CKMIN}$, address and other control inputs stable at $\ge V_{IHMIN}$ or $\le V_{ILMAX}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I _{DD2Q}
Active Power-Down Standby Current: one bank active; power-down mode; $CKE \le V_{ILMAX}$; $t_{CK} = t_{CKMIN}$; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	I _{DD3P}



Parameter	Symbol
Active Standby Current: one bank active; $\overline{CS} \ge V_{IHMIN}$; $CKE \ge V_{IHMIN}$; $t_{RC} = t_{RASMAX}$; $t_{CK} = t_{CKMIN}$; DQ , DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle.	I _{DD3N}
Operating Current: one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{CK} = t_{CKMIN}$; $I_{OUT} = 0$ mA	I _{DD4R}
Operating Current: one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; t _{CK} = t _{CKMIN}	I _{DD4W}
Auto-Refresh Current: t _{RC} = t _{RFCMIN} , burst refresh	I _{DD5}
Self-Refresh Current: CKE \leq 0.2 V; external clock on; t_{CK} = t_{CKMIN}	I _{DD6}
Operating Current: four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	I _{DD7}



TABLE 22

I_{DD} Specification for HYB25D512[400/160/800]C[EF](L)

	-6		-5	•	Unit	Note ¹⁾	
	DDR333		DDR400E	3			
Symbol	Тур.	Max.	Тур.	Max.			
I _{DD0}	60	70	60	75	mA	×4/×8 ²⁾³⁾	
	70	85	75	90	mA	×16 ³⁾	
I _{DD1}	65	80	70	85	mA	×4/×8 ³⁾	
	80	95	90	110	mA	×16 ³⁾	
I _{DD2P}	1.1	4.6	1.1	4.6	mA	3)	
I _{DD2F}	21	25	25	30	mA	3)	
I _{DD2Q}	15	22	17	23	mA	3)	
I _{DD3P}	11	15	12	16	mA	3)	
I _{DD3N}	32	37	35	42	mA	×4/×8 ³⁾	
	33	40	38	45	mA	×16 ³⁾	
I _{DD4R}	70	85	80	90	mA	×4/×8 ³⁾	
	95	115	110	135	mA	×16 ³⁾	
I _{DD4W}	75	90	85	95	mA	×4/×8 ³⁾	
	100	120	115	135	mA	×16 ³⁾	
I _{DD5}	130	175	145	190	mA	3)	
I _{DD6}	1.6	5	1.6	5	mA	4)	
	_	2.5	_	2.5	mA	low power part(L)	
I _{DD7}	175	205	195	230	mA	×4/×8 ³⁾	
	190	230	210	250	mA	×16 ³⁾	

¹⁾ Test conditions for typical values: V_{DD} = 2.5 V (DDR333), V_{DD} = 2.6 V (DDR400), T_A = 25 °C, test conditions for maximum values: V_{DD} = 2.7 V, T_A = 10 °C

²⁾ I_{DD} specifications are tested after the device is properly initialized and measured at 166 MHz for DDR333, and 200 MHz for DDR400.

³⁾ Input slew rate = 1 V/ns.

⁴⁾ Enables on-chip refresh and address counters.




5 Package Outlines

There are two package types used for this product family each in lead-free and lead-containing assembly:


· P-TFBGA: Plastic Thin Fine-Pitch Ball Grid Array Package

		TABLE 23
TFBGA Common F	Package Proper	ties (non-green/green)
Description	Size	Units
Ball Size	0.460	mm
Recommended Landing Pad	0.350	mm
Recommended Solder Mask	0.450	mm





P-TSOPII: Plastic Thin Small Outline Package Type II





List of Figures

Figure 1	Pin Configuration P-TFBGA-60-9 Top View, see the balls throught the package	12
Figure 2	Pin Configuration P-TSOPII-66-1	13
Figure 3	AC Output Load Circuit Diagram / Timing Reference Load	26
Figure 4	Package Outline P-TFBGA-60-11	32
Figure 5	Package Outline of P-TSOPII-66-1-1 (green/non-green)	33



List of Tables

l able 1	Performance for –5 and –6	3
Table 2	Ordering Informationfor Lead-Free(RoHS Compliant Products)	
Table 3	Ordering Information for non RoHS Compliant Products	6
Table 4	Pin Configuration of DDR SDRAM	
Table 5	Abbreviations for Pin Type	
Table 6	Abbreviations for Buffer Type	
Table 7	Mode Register Definition	15
Table 8	Burst Definition	
Table 9	Extended Mode Register	17
Table 10	Truth Table 1a: Commands	18
Table 11	Truth Table 1b: DM Operation	
Table 12	Truth Table 2: Clock Enable (CKE)	19
Table 13	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	20
Table 14	Truth Table 4: Current State Bank n - Command to Bank m	21
Table 15	Truth Table 5: Concurrent Auto Precharge	
Table 16	Absolute Maximum Ratings	23
Table 17	Input and Output Capacitances	23
Table 18	Electrical Characteristics and DC Operating Conditions	25
Table 19	AC Operating Conditions	27
Table 20	AC Timing - Absolute Specifications for PC3200 and PC2700	27
Table 21	I _{DD} Conditions	29
Table 22	I _{DD} Specification for HYB25D512[400/160/800]C[EF](L)	31
Table 23	TFBGA Common Package Properties (non-green/green)	32



Table of Contents

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Pin Configuration	7
3	Functional Description	14
4	Electrical Characteristics	23
4.1	Operating Conditions	23
4.2	AC Characteristics	26
5	Package Outlines	32
	List of Figures	34
	List of Tables	35
	Table of Contents	36



Edition 2006-09 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2006. All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

www.qimonda.com