
# HYB18M1G320BF-7.5 HYE18M1G320BF-7.5

DRAMs for Mobile Applications 1-Gbit x32 DDR Mobile-RAM RoHS compliant



**Data Sheet** 

Rev. 1.00

Qimonda

www.qimonda.com



HYB18M1G320BF-7.5, HYE18M1G320BF-7.5,							
Revision	History: 2007-03, Rev.1.00						
Page	Subjects (major changes since last revision)						
All	Portfolio Change						
Previous	Revision: Rev. 0.61, 2007-02						
All	Qimonda update						
	Updates see Change List						



# 1 Overview

#### 1.1 Features

- · Low power DDR 1Gbit x32 dual die implementation
- Each die is organized as 4 banks x 8 Mbit x16
- · Double-data-rate architecture: two data transfers per clock cycle
- · Bidirectional data strobe (DQS) is transmitted / received with data; to be used in capturing data at the receiver
- DQS is edge-aligned with data for READs and center-aligned with data for WRITEs
- Differential clock input (CK / CK)
- · Commands entered on positive CK edge; data and mask data are referenced to both edges of DQS
- · Four internal banks for concurrent operation
- · Programmable CAS latency: 2 and 3
- · Programmable burst length: 2, 4, 8 and 16
- · Programmable drive strength (full, half, quarter)
- · Auto refresh and self refresh modes
- 8192 refresh cycles / 64ms
- · Auto precharge
- Commercial (-0°C to +70°C) and Extended (-25°C to +85°C) operating temperature ranges
- 90-ball PG-VFBGA-90-5 package (11  $\times$  12.5  $\times$  1.0 mm)
- RoHS Compliant Product<sup>1)</sup>

#### **Power Saving Features**

- Low supply voltages:  $V_{\rm DD}$  and  $V_{\rm DDQ}$  = 1.80 V nominal
- Optimized operating ( $I_{\rm DD0}, I_{\rm DD4}$ ), self refresh ( $I_{\rm DD6}$ ) and standby currents ( $I_{\rm DD2}, I_{\rm DD3}$ )
- · DDR I/O scheme with no DLL
- Programmable Partial Array Self Refresh (PASR)
- Temperature Compensated Self-Refresh (TCSR), controlled by on-chip temperature sensor
- · Clock Stop, Power-Down and Deep Power-Down modes

			TABLE 1
			Performance
Part Number Speed Code		- 7.5	Unit
Clock Frequency (f <sub>CKmax</sub> )	CL = 3	133	MHz
	CL = 2	66	MHz
Access Time (t <sub>ACmax</sub> )		6.5	ns

<sup>1)</sup> RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



# TABLE 2 Memory Addressing Scheme Item Addresses Banks BA0, BA1 Rows A0 - A12 Columns A0 - A9



## TABLE 3

		<b>Ordering Information</b>							
Type <sup>1)</sup>	Description								
Commercial Temperature Range									
HYB18M1G320BF-7.5	133 MHz 4 Banks × 8 Mbit × 32 Low Power DDR Mobile-RAM								
Extended Temperature Range									
HYE18M1G320BF-7.5	133 MHz 4 Banks × 8 Mbit × 32 Low Power DDR Mobile-RAM								

1) HYB / HYE: Designator for memory products (HYB: standard temp. range; HYE: extended temp. range)

18M: 1.8V DDR Mobile-RAM

1G: 1Gbit density

320: 32 bit interface width

B: die revision

F: green product

-7.5: speed grades (min. clock cycle time)



# 1.2 Ball Configuration

							FIGURE 1
			Sta	andard b	allout	1-Gbit [	DDR Mobile-RAM (Top View)
1	2	3		7	8	9	
$V_{\mathtt{SS}}$	DQ31	$V_{SSQ}$	Α	$V_{DDQ}$	DQ16	$V_{DD}$	
$V_{DDQ}$	DQ29	DQ30	В	DQ17	DQ18	$V_{SSQ}$	
$V_{\sf SSQ}$	DQ27	DQ28	С	DQ19	DQ20	$V_{DDQ}$	
$V_{DDQ}$	DQ25	DQ26	D	DQ21	DQ22	$V_{SSQ}$	
$V_{\sf SSQ}$	DQS3	DQ24	Е	DQ23	DQS2	$V_{DDQ}$	
$V_{DD}$	DM3	NC	F	NC	DM2	$V_{\mathtt{SS}}$	
CKE	CK	CK	G	WE	CAS	RAS	
A9	A11	A12	Н	CS	BA0	BA1	
A6	A7	A8	J	A10/AP	A0	A1	
A4	DM1	A5	K	A2	DM0	A3	
$V_{\sf SSQ}$	DQS1	DQ8	L	DQ7	DQS0	$V_{DDQ}$	
$V_{DDQ}$	DQ9	DQ10	М	DQ5	DQ6	$V_{SSQ}$	
$V_{SSQ}$	DQ11	DQ12	N	DQ3	DQ4	$V_{DDQ}$	
$V_{DDQ}$	DQ13	DQ14	Р	DQ1	DQ2	$V_{SSQ}$	
$V_{\mathtt{SS}}$	DQ15	$V_{\sf SSQ}$	R	$V_{DDQ}$	DQ0	$V_{DD}$	



### 1.3 Description


The HY[B/E]18M1G320BF is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. It is internally configured as a quad-bank DRAM.

The HY[B/E]18M1G320BF uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n pre fetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single READ or WRITE access for the DDR Mobile-RAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O balls.

The HY[B/E]18M1G320BF is especially designed for mobile applications. It operates from a 1.8V power supply. Power consumption in self refresh mode is drastically reduced by an On-Chip Temperature Sensor (OCTS); it can further be reduced by using the programmable Partial Array Self Refresh (PASR).

A conventional data-retaining Power-Down (PD) mode is available as well as a non-data-retaining Deep Power-Down (DPD) mode. For further power-savings the clock may be stopped during idle periods.

The HY[B/E]18M1G320BF is housed in a 90-ball PG-VFBGA-90-5 package. It is available in Commercial (-0°C to +70°C) and Extended (-25°C to +85°C) temperature range.



Rev.1.00, 2007-03 02022006-J7N7-GYFP



#### **Ball Definition and Description** 1.4

# **TABLE 4**

		Ball Description
Ball	Туре	Detailed Function
CK, CK	Input	Clock: CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control inputs are sampled on crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ .
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides precharge power-down and self refresh operation (all banks idle), or active power-down (row active in any bank). CKE must be maintained HIGH throughout read and write accesses. Input buffers, excluding CK, CK and CKE are disabled during power-down. Input buffers, excluding CKE are disabled during self refresh.
CS	Input	Chip Select: All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple banks. $\overline{\text{CS}}$ is considered part of the command code
RAS, CAS, WE	Input	Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DQ0 - DQ31	I/O	Data Inputs/Output: Bi-directional data bus (32 bit)
DQS0, DQS1, DQS2, DQS3	I/O	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered with write data. Used to capture write data.  DQS0 corresponds to the data on DQ0 - DQ7, DQS1 to the data on DQ8 - DQ15, DQS2 to the data on DQ16 - DQ23, DQS3 to the data on DQ24 - DQ31
DM0, DM1, DM2, DM3	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input only, the DM loading matches the DQ and DQS loading. DM may be driven HIGH, LOW, or floating during READs. DM0 corresponds to the data on DQ0 - DQ7, DM1 to the data on DQ8 - DQ15, DM2 to the data on DQ16 - DQ23, DM3 to the data on DQ24 - DQ31
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVATE, READ, WRITE or PRECHARGE command is being applied. BA0, BA1 also determine which mode register is to be loaded during a MODE REGISTER SET command (MRS or EMRS).
A0 - A12	Input	Address Inputs: Provide the row address for ACTIVE commands and the column address and Auto Precharge bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 (=AP) is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10=LOW) or all banks (A10=HIGH). If only one bank is to be precharged, the bank is selected by BA0 and BA1. The address inputs also provide the op-code during a MODE REGISTER SET command.
$V_{DDQ}$	Supply	I/O Power Supply: Isolated power for DQ output buffers for improved noise immunity
$V_{SSQ}$	Supply	I/O Ground
$V_{DD}$	Supply	Power Supply: Power for the core logic and input buffers.
$V_{\rm SS}$	Supply	Ground
N.C.	_	No Connect



# 2 Functional Description


The 1-Gbit x32 DDR Mobile-RAM is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. It is internally configured as a quad-bank DRAM.

READ and WRITE accesses to the DDR Mobile-RAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the banks, A0 - A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR Mobile-RAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command description and device operation.

#### 2.1 Power On and Initialization

The DDR Mobile-RAM must be powered up and initialized in a predefined manner (see **Figure 3**). Operational procedures other than those specified may result in undefined operation.





- 1. At first, device core power ( $V_{\rm DD}$ ) and device IO power ( $V_{\rm DDQ}$ ) must be brought up simultaneously. Typically  $V_{\rm DD}$  and  $V_{\rm DDQ}$  are driven from a single power converter output.

  Assert and hold CKE to a HIGH level.
- 2. After  $V_{\rm DD}$  and  $V_{\rm DDQ}$  are stable and CKE is HIGH, apply stable clocks.
- 3. Wait for  $200\mu s$  while issuing NOP or DESELECT commands.
- 4. Issue a PRECHARGE ALL command, followed by NOP or DESELECT commands for at least t<sub>RP</sub> period.
- 5. Issue two AUTO REFRESH commands, each followed by NOP or DESELECT commands for at least tRFC period.
- 6. Issue two MODE REGISTER SET commands for programming the Mode Register and Extended Mode Register, each followed by NOP or DESELECT commands for at least tMRD period; the order in which both registers are programmed is not important.

Following these steps, the DDR Mobile-RAM is ready for normal operation.



#### 2.2 **Register Definition**

#### 2.2.1 Mode Register

The Mode Register is used to define the specific mode of operation of the DDR Mobile-RAM. This definition includes the selection of a burst length (bits A0-A2), a burst type (bit A3) and a CAS latency (bits A4-A6). The Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements results in unspecified operation.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

#### Mode Register Definition (BA[1:0] = $00_B$ )

	BA1	BA0	A12	A11	A10	A9	A8	Α7	A6	A5	A4	A3	A2	A1	A0
	0	0	0	0	0	0	0	0		CL		ВТ		I BL	
Į											<u> </u>			<u> </u>	MDBI 0060

MPBL0060

Field	Bits	Туре	Description
CL	[6:4]	w	CAS Latency 010 <sub>B</sub> CL 2 011 <sub>B</sub> CL 3 Note: All other bit combinations are RESERVED.
ВТ	3	w	Burst Type 0 <sub>B</sub> BT Sequential 1 <sub>B</sub> BT Interleaved
BL	[2:0]	w	Burst Length  001 <sub>B</sub> BL 2  010 <sub>B</sub> BL 4  011 <sub>B</sub> BL 8  100 <sub>B</sub> BL 16  Note: All other bit combinations are RESERVED.



#### 2.2.1.1 Burst Length

READ and WRITE accesses to the DDR Mobile-RAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, 8 or 16 locations are available.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1 - A9 when the burst length is set to two, by  $A_2$  - A9 when the burst length is set to four, by  $A_3$  - A9 when the burst length is set to eight and by  $A_4$  - A9 when the burst length is set to sixteen. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

#### 2.2.1.2 Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in **Table 5**.

#### 2.2.1.3 Read Latency

The Read latency, or CAS latency, is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be programmed to 2 or 3 clocks.

If a READ command is registered and the latency is 3 clocks, the first data element will be valid after (2 \*  $t_{CK}$  +  $t_{AC}$ ). If a READ command is registered and the latency is 2 clocks, the first data element will be valid after ( $t_{CK}$  +  $t_{AC}$ ). For details please refer to the READ command description.



# TABLE 5

					Burst Definition
Sta			ımn	Order of Accesses Within a	Burst (Hexadecimal Notation)
А3	A2	<b>A</b> 1	A0	Sequential	Interleaved
0				0 - 1	0 - 1
			1	1 - 0	1 - 0
		0	0	0 - 1 - 2 - 3	0 - 1 - 2 - 3
		0	1	1 - 2 - 3 - 0	1 - 0 - 3 - 2
		1	0	2 - 3 - 0 - 1	2 - 3 - 0 - 1
		1	1	3 - 0 - 1 - 2	3 - 2 - 1 - 0
	0	0	0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0	0	1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0	1 - 0 - 3 - 2 - 5 - 4 - 7 - 6
	0	1	0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1	2-3-0-1-6-7-4-5
	0	1	1	3 - 4 - 5 - 6 - 7 - 0 - 1 - 2	3 - 2 - 1 - 0 - 7 - 6 - 5 - 4
	1	0	0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	1	0	1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4	5 - 4 - 7 - 6 - 1 - 0 - 3 - 2
	1	1	0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5	6 - 7 - 4 - 5 - 2 - 3 - 0 - 1
	1	1	1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6	7 - 6 - 5 - 4 - 3 - 2 - 1 - 0
0	0	0	0	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F	0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F
0	0	0	1	1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-0	1-0-3-2-5-4-7-6-9-8-B-A-D-C-F-E
0	0	1	0	2-3-4-5-6-7-8-9-A-B-C-D-E-F-0-1	2-3-0-1-6-7-4-5-A-B-8-9-E-F-C-D
0	0	1	1	3-4-5-6-7-8-9-A-B-C-D-E-F-0-1-2	3-2-1-0-7-6-5-4-B-A-9-8-F-E-D-C
0	1	0	0	4-5-6-7-8-9-A-B-C-D-E-F-0-1-2-3	4-5-6-7-0-1-2-3-C-D-E-F-8-9-A-B
0	1	0	1	5-6-7-8-9-A-B-C-D-E-F-0-1-2-3-4	5-4-7-6-1-0-3-2-D-C-F-E-9-8-B-A
0	1	1	0	6-7-8-9-A-B-C-D-E-F-0-1-2-3-4-5	6-7-4-5-2-3-0-1-E-F-C-D-A-B-8-9
0	1	1	1	7-8-9-A-B-C-D-E-F-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0-F-E-D-C-B-A-9-8
1	0	0	0	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7	8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7
1	0	0	1	9-A-B-C-D-E-F-0-1-2-3-4-5-6-7-8	9-8-B-A-D-C-F-E-1-0-3-2-5-4-7-6
1	0	1	0	A-B-C-D-E-F-0-1-2-3-4-5-6-7-8-9	A-B-8-9-E-F-C-D-2-3-0-1-6-7-4-5
1	0	1	1	B-C-D-E-F-0-1-2-3-4-5-6-7-8-9-A	B-A-9-8-F-E-D-C-3-2-1-0-7-6-5-4
1	1	0	0	C-D-E-F-0-1-2-3-4-5-6-7-8-9-A-B	C-D-E-F-8-9-A-B-4-5-6-7-0-1-2-3
1	1	0	1	D-E-F-0-1-2-3-4-5-6-7-8-9-A-B-C	D-C-F-E-9-8-B-A-5-4-7-6-1-0-3-2
1	1	1	0	E-F-0-1-2-3-4-5-6-7-8-9-A-B-C-D	E-F-C-D-A-B-8-9-6-7-4-5-2-3-0-1
1	1	1	1	F-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E	F-E-D-C-B-A-9-8-7-6-5-4-3-2-1-0
	0 0 0 0 0 0 1 1 1 1 1 1	Add  A3 A2    O   O   O   O   O   O   O   O   O	Address       A3     A2     A1       0     0       1     1       0     0       0     0       0     0       0     0       0     1       0     1       0     1       1     0       1     1       0     0       1     1       0     0       1     0       0     1       0     1       0     1       0     1       0     1       1     0 <td>A3         A2         A1         A0           1         0<td>Address         Ag         A1         A0         Sequential           0         0 - 1         1 - 0         1 - 0           1         1 - 0         0 - 1 - 2 - 3         0 - 1 - 2 - 3           0         1 1 - 2 - 3 - 0         1 1 2 - 3 - 0         1 1 3 - 0 - 1 - 2           0         0         0 0 0 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7         0 0 0 0 1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0           0         0         1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1         0 1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2           1         0         1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4           1         1 0 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           1         1 1 0 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0         0 0 1 1 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></td>	A3         A2         A1         A0           1         0 <td>Address         Ag         A1         A0         Sequential           0         0 - 1         1 - 0         1 - 0           1         1 - 0         0 - 1 - 2 - 3         0 - 1 - 2 - 3           0         1 1 - 2 - 3 - 0         1 1 2 - 3 - 0         1 1 3 - 0 - 1 - 2           0         0         0 0 0 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7         0 0 0 0 1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0           0         0         1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1         0 1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2           1         0         1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4           1         1 0 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           1         1 1 0 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0         0 0 1 1 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td>	Address         Ag         A1         A0         Sequential           0         0 - 1         1 - 0         1 - 0           1         1 - 0         0 - 1 - 2 - 3         0 - 1 - 2 - 3           0         1 1 - 2 - 3 - 0         1 1 2 - 3 - 0         1 1 3 - 0 - 1 - 2           0         0         0 0 0 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7         0 0 0 0 1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0           0         0         1 1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1         0 1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2           1         0         1 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4           1         1 0 1 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         1 - 2 - 3 - 4 - 5 - 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           1         1 1 0 6 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0         0 0 1 1 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6         0 - 7 - 0 - 1 - 2 - 3 - 4 - 5 - 6           0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

#### Notes

- 1. For a burst length of 2, A1-Ai select the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of 4, A2-Ai select the four-data-element block; A0-A1 select the first access within the block.
- 3. For a burst length of 8, A3-Ai select the eight-data-element block; A0-A2 select the first access within the block.
- 4. For a burst length of 16, A4-Ai select the sixteen-data-element block; A0-A3 select the first access within the block.
- 5. Whenever a boundary of the block is reached within a given sequence, the following access wraps within the block.



#### 2.2.2 Extended Mode Register

The Extended Mode Register controls additional low power features of the device. These include the Partial Array Self Refresh (PASR), the Temperature Compensated Self Refresh (TCSR) and the drive strength selection for the DQs. The Extended Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 1) and will retain the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements result in unspecified operation. Address bits A0 - A2 specify the Partial Array Self Refresh (PASR) and bits A5 - A6 the Drive Strength, while bits A7 - A12 shall be written to zero. Bits A3 and A4 are "don't care" (see below).

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

#### Extended Mode Register Definition (BA[1:0] = 10<sub>B</sub>)

BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
1	0	0	0	0	0	0	0	D	I S I	(TC	I SR) I		I I PASR I I	
													MPR	1.0040

Field	Bits	Туре	Description
DS	[6:5]	w	Selectable Drive Strength  00 <sub>B</sub> DS Full Drive Strength  01 <sub>B</sub> DS Half Drive Strength  10 <sub>B</sub> DS Quarter Drive Strength  Note: All other bit combinations are RESERVED.
TCSR	[4:3]	w	Temperature Compensated Self Refresh XX <sub>B</sub> TCSR Superseded by on-chip temperature sensor (see text)
PASR	[2:0]	W	Partial Array Self Refresh  000 <sub>B</sub> PASR all banks  001 <sub>B</sub> PASR half array (BA1 = 0)  010 <sub>B</sub> PASR quarter array (BA1 = BA0 = 0)  101 <sub>B</sub> PASR 1/8 array (BA1 = BA0 = RA12 = 0)  110 <sub>B</sub> PASR 1/16 array (BA1 = BA0 = RA12 = RA11 = 0)  Note: All other bit combinations are RESERVED.



#### 2.2.2.1 Partial Array Self Refresh (PASR)

Partial Array Self Refresh is a power-saving feature specific to DDR Mobile-RAMs. With PASR, self refresh may be restricted to variable portions of the total array. The selection comprises all four banks (default), two banks, one bank, half of one bank, and a quarter of one bank. Data written to the non activated memory sections will get lost after a period defined by  $t_{\rm REF}$  (cf. **Table 14**).

# 2.2.2.2 Temperature Compensated Self Refresh (TCSR) with On-Chip Temperature Sensor

DRAM devices store data as electrical charge in tiny capacitors that require a periodic refresh in order to retain the stored information. This refresh requirement heavily depends on the die temperature: high temperatures correspond to short refresh periods, and low temperatures correspond to long refresh periods.

The DDR Mobile-RAM is equipped with an on-chip temperature sensor which continuously senses the actual die temperature and adjusts the refresh period in Self Refresh mode accordingly. This makes any programming of the TCSR bits in the Extended Mode Register obsolete. It also is the superior solution in terms of compatibility and power-saving, because


- · it is fully compatible to all processors that do not support the Extended Mode Register
- it is fully compatible to all applications that only write a default (worst case) TCSR value, e.g. because of the lack of an
  external temperature sensor
- · it does not require any processor interaction for regular TCSR updates

#### 2.2.2.3 Selectable Drive Strength

The drive strength of the DQ output buffers is selectable via bits A5 and A6. The "full drive strength" (default) is suitable for heavier loaded systems. The "half drive strength" is intended for lightly loaded systems or systems with reduced performance requirements. For systems with point-to-point connection, a "quarter drive strength" is available. *I-V* curves for full and half drive strengths are included in this document.



#### 2.3 State Diagram





#### 2.4 Commands

					C	TAE	BLE 6
Comma	and	cs	RAS	CAS	WE	Address	Note
NOP	DESELECT	Н	Х	Х	Х	Х	1)2)
	NO OPERATION	L	Н	Н	Н	Х	1)2)
ACT	ACTIVE (Select bank and row)	L	L	Н	Н	Bank / Row	1)3)
RD	READ (Select bank and column and start read burst)	L	Н	L	Н	Bank / Col	1)4)
WR	WRITE (Select bank and column and start write burst)	L	Н	L	L	Bank / Col	1)4)
BST	BURST TERMINATE or DEEP POWER-DOWN	L	Н	Н	L	Х	1)5)
PRE	PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Code	1)6)
ARF	AUTO REFRESH or SELF REFRESH entry	L	L	L	Н	Χ	1)7)8)
MRS	MODE REGISTER SET	L	L	L	L	Op-Code	1)9)

- 1) CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER DOWN.
- 2) DESELECT and NOP are functionally interchangeable.
- 3) BA0, BA1 provide the bank address, and A0 A12 provide the row address.
- 4) BA0, BA1 provide the bank address, A0 A9 provide the column address; A10 HIGH enables the Auto Precharge feature (non persistent), A10 LOW disables the Auto Precharge feature.
- 5) This command is BURST TERMINATE if CKE is HIGH, DEEP POWER-DOWN if CKE is LOW. The BURST TERMINATE command is defined for READ bursts with Auto Precharge disabled only; it is undefined (and should not be used) for read bursts with Auto Precharge enabled, and for write bursts.
- 6) A10 LOW: BA0, BA1 determine which bank is precharged.A10 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Mode Register (BA0 = 0, BA1 = 0) or the Extended Mode Register (BA0 = 0, BA1 = 1); other combinations of BA0, BA1 are reserved; A0 A12 provide the op-code to be written to the selected mode register.

		TAE	<b>3LE 7</b>			
	DM Operation					
Name (Function)	DM	DQs	Note			
Write Enable	L	Valid	1)			
Write Inhibit	Н	Х	1)			

<sup>1)</sup> Used to mask write data provided coincident with the corresponding data

Address (BA0, BA1, A0 - A12) and command inputs (CKE,  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ) are all registered on the crossing of the positive edge of CK and the negative edge of  $\overline{CK}$ . Figure 5 shows the basic timing parameters, which apply to all commands and operations.



# FIGURE 5 **Address / Command Inputs Timing Parameters** = Don't Care

#### **TABLE 8 Inputs Timing Parameters Parameter Symbol** - 7.5 Unit Note min. max. 1) Clock high-level width 0.45 0.55 $t_{CH}$ $t_{CK}$ 1) Clock low-level width 0.45 0.55 $t_{\rm CL}$ $t_{CK}$ 1)2) CL = 3 Clock cycle time 7.5 ns $t_{CK}$ CL = 215 1)3)4)5) Address and control input setup time fast slew rate 1.3 $t_{lS}$ ns 1)3)6) slow slew rate 1.5 1)3)4)

 $t_{IH}$ 

 $t_{IPW}$ 

1.3

1.5

3.0

ns

ns

1)3)6)

1)7)

- 1) All AC timing characteristics assume an input slew rate of 1.0 V/ns.
- 2) The only time that the clock frequency is allowed to change is during power-down, self-refresh or clock stop modes.

fast slew rate

slow slew rate

- 3) The transition time for address and command inputs is measured between  $V_{\rm IH}$  and  $V_{\rm IL}$  .
- 4) For command / address input slew rate ≥ 1V/ns.

Address and control input hold time


Address and control input pulse width

- 5) A CK/CK differential slew rate of 2.0 V/ns is assumed for this parameter.
- 6) For command / address input slew rate  $\geq$  0.5 V/ns and < 1.0 V/ns.
- 7) This parameter guarantees device timing. It is verified by device characterization but are not subject to production test.



# 2.4.1 NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to a DDR Mobile-RAM which is selected ( $\overline{\text{CS}}$  = LOW). This prevents unwanted commands from being registered during idle states. Operations already in progress are not affected.




#### 2.4.2 DESELECT


The DESELECT function ( $\overline{\text{CS}}$  = HIGH) prevents new commands from being executed by the DDR Mobile-RAM. The DDR Mobile-RAM is effectively deselected. Operations already in progress are not affected.



#### 2.4.3 MODE REGISTER SET

The Mode Register and Extended Mode Register are loaded via inputs A0 - A12 (see mode register descriptions in **Chapter 2.2**). The MODE REGISTER SET command can only be issued when all banks are idle and no bursts are in progress. A subsequent executable command cannot be issued until  $t_{\rm MRD}$  is met.






Ti	min a Dovementows	for Mode	Deviete		BLE 9		
Timing Parameters for Mode Register Set Command							
Parameter	Symbol	- 7.5		Unit	Note		
		min.	max.				
MODE REGISTER SET command period	t <sub>MRD</sub>	2	_	t <sub>CK</sub>	_		



#### 2.4.4 ACTIVE

Before any READ or WRITE commands can be issued to a bank within the DDR Mobile-RAM, a row in that bank must be "opened" (activated). This is accomplished via the ACTIVE command and addresses BA0, BA1, A0 - A12 (see **Figure 9**), which decode and select both the bank and the row to be activated. After opening a row (issuing an ACTIVE command), a READ or WRITE command may be issued to that row, subject to the  $t_{\rm RCD}$  specification. A subsequent ACTIVE command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged).

The minimum time interval between successive ACTIVE commands to the same bank is defined by  $t_{\rm RC}.$  A subsequent ACTIVE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVE commands to different banks is defined by  $t_{\rm RRD}.$ 








TABLE 10 Timing Parameters for ACTIVE Command						
Parameter	Symbol	- 7.5		Unit	Note	
		min.	max.			
ACTIVE to ACTIVE command period	t <sub>RC</sub>	65	_	ns	1)	
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	22.5	_	ns		
ACTIVE bank A to ACTIVE bank B delay	t <sub>RRD</sub>	15	_	ns		

<sup>1)</sup> These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.

#### 2.4.5 READ

READ bursts are initiated with a READ command, as shown in Figure 11.

Basic timings for the DQs are shown in **Figure 12**; they apply to all read operations.

The starting column and bank addresses are provided with the READ command and Auto Precharge is either enabled or disabled for that burst access. If Auto Precharge is enabled, the row that is accessed will start precharge at the completion of the burst, provided  $t_{\rm RAS}$  has been satisfied. For the generic READ commands used in the following illustrations, Auto Precharge is disabled.






FIGURE 12 **Basic READ Timing Parameters for DQs** tACmax DQS DO n+1 XX DO n+ DQ tACmin t<sub>RPRE</sub> DQS -(D|O n+1)((D|O n+ DQ DO n = Data Out from column n Burst Length = 4 in the case shown = Don't Care CAS Latency = 3 in the case shown All DQ are valid tAC after the CK edge. All DQ are valid tDQSQ after the DQS edge, regardless of tAC

**TABLE 11 Timing Parameters for READ Command Parameter Symbol** - 7.5 Unit Note min. max. 1)2) DQ output access time from CK/CK 2.0 6.5 ns  $t_{AC}$ 1)2) DQS output access time from CK/CK 2.0 6.5 ns t<sub>DQSCK</sub> 3) DQ & DQS low-impedance time from CK/CK 1.0 ns  $t_{LZ}$ 3) DQ & DQS high-impedance time from CK/CK 6.5 ns  $t_{\text{HZ}}$ 4) 0.6 DQS - DQ skew ns  $t_{DQSQ}$ 5) DQ / DQS output hold time from DQS ns  $t_{QH}$  $t_{\text{HP}}$ - $t_{\text{QHS}}$ 5) Data hold skew factor 0.75 ns  $t_{QHS}$ Read preamble CL = 30.9 1.1  $t_{CK}$  $t_{RPRE}$ CL = 20.7 1.1 0.4 0.6 Read postamble  $t_{RPST}$  $t_{CK}$ 6) 45 ACTIVE to PRECHARGE command period 70,000 ns  $t_{RAS}$ 6) ACTIVE to ACTIVE command period 65 ns  $t_{RC}$ 




Parameter	Symbol	- 7.5		Unit	Note
		min.	max.		
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	22.5	_	ns	6)
PRECHARGE command period	t <sub>RP</sub>	22.5	_	ns	6)

- 1) The output timing reference level is V<sub>DDQ</sub>/2.
- 2) Parameters t<sub>AC</sub> and t<sub>QH</sub> are specified for full drive strength and a reference load of 20pF. This reference load is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. For half drive strength with a nominal load of 10pF parameters t<sub>AC</sub> and t<sub>QH</sub> are expected to be in the same range. However, these parameters are not subject to production test but are estimated by device characterization. Use of IBIS or other simulation tools for system validation is suggested.
- 3)  $t_{\rm HZ}$  and  $t_{\rm LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 4)  $t_{\mathrm{DQSQ}}$  consists of data ball skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
- 5)  $t_{\text{QH}} = t_{\text{HP}} t_{\text{QHS}}$ , where  $t_{\text{HP}} =$  minimum half clock period for any given cycle and is defined by clock high or clock low  $(t_{\text{CL}}, t_{\text{CH}}).t_{\text{QHS}}$  accounts for 1) the pulse duration distortion of on-chip clock circuits; and 2) the worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data ball skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- 6) These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.

During READ bursts, the valid data-out element from the starting column address will be available following the CAS latency after the READ command.

The diagrams in **Figure 13** show general timing for each supported CAS latency setting. DQS is driven by the DDR Mobile-RAM along with output data. The initial low state on DQS is known as the read preamble; the low state coincident with the last data-out element is known as the read postamble.


Upon completion of a burst, assuming no other READ commands have been initiated, the DQs will go High-Z.






Data from any READ burst may be concatenated with or truncated with data from a subsequent READ command. In either case, a continuous flow of data can be maintained. The first data element from the new burst follows either the last element of a completed burst or the last desired data element of a longer burst which is being truncated.

The new READ command should be issued x cycles after the first READ command, where x equals the number of desired data element pairs (pairs are required by the 2n pre fetch architecture). This is shown in **Figure 14**.




A READ command can be initiated on any clock cycle following a previous READ command. Nonconsecutive READ data is illustrated in Figure 15.






Full-speed random READ accesses (Burst Length = 2, 4, 8 or 16) within a page (or pages) can be performed as shown in Figure 16.





#### 2.4.5.1 READ Burst Termination


Data from any READ burst may be truncated using the BURST TERMINATE command (see **Figure 20**), provided that Auto Precharge was not activated. The BURST TERMINATE latency is equal to the CAS latency, i.e. the BURST TERMINATE command should be issued x clock cycles after the READ command, where x equals the number of desired data element pairs. This is shown in **Figure 17**.





#### 2.4.5.2 READ to WRITE

Data from any READ burst must be completed or truncated before a subsequent WRITE command can be issued. If truncation is necessary, the BURST TERMINATE command must be used, as shown in **Figure 18**.




#### 2.4.5.3 READ to PRECHARGE

A READ burst may be followed by, or truncated with a PRECHARGE command to the same bank (provided that Auto Precharge was not activated).

The PRECHARGE command should be issued x clock cycles after the READ command, where x equals the number of desired data element pairs. This is shown in **Figure 19**. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met. Please note that part of the row precharge time is hidden during the access of the last data elements.


In the case of a READ being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same READ burst with Auto Precharge enabled. The disadvantage of the PRECHARGE command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate bursts.





#### 2.4.6 BURST TERMINATE


The BURST TERMINATE command is used to truncate READ bursts (with Auto Precharge disabled). The most recently registered READ command prior to the BURST TERMINATE command will be truncated, as shown in Figure 17.






#### 2.4.7 WRITE

WRITE bursts are initiated with a WRITE command, as shown in **Figure 21**. Basic timings for the DQs are shown in **Figure 22**; they apply to all write operations. The starting column and bank addresses are provided with the WRITE command, and Auto Precharge is either enabled or disabled for that access. If Auto Precharge is enabled, the row being accessed is precharged at the completion of the write burst. For the generic WRITE commands used in the following illustrations, Auto Precharge is disabled.





# FIGURE 22 Basic WRITE Timing Parameters for DQs



#### **TABLE 12**

Timing Parameters for WRITE Comma						
Parameter		Symbol	- 7.5		Unit	Note
			min.	max.		
DQ and DM input setup time	fast slew rate	t <sub>DS</sub>	0.75	_	ns	1)2)3)
	slow slew rate		0.85	_		1)2)4)
DQ and DM input hold time	fast slew rate	t <sub>DH</sub>	0.75	-	ns	1)2)3)
	slow slew rate		0.85	_		1)2)4)
DQ and DM input pulse width		t <sub>DIPW</sub>	1.7	-	ns	5)
Write command to 1st DQS latching transition	า	t <sub>DQSS</sub>	0.75	1.25	t <sub>CK</sub>	_
DQS input high-level width		t <sub>DQSH</sub>	0.4	0.6	t <sub>CK</sub>	_
DQS input low-level width		t <sub>DQSL</sub>	0.4	0.6	t <sub>CK</sub>	_
DQS falling edge to CK setup time		t <sub>DSS</sub>	0.2	_	t <sub>CK</sub>	_
DQS falling edge hold time from CK		t <sub>DSH</sub>	0.2	_	t <sub>CK</sub>	_
Write preamble setup time		t <sub>WPRES</sub>	0	_	ns	6)




Parameter	Symbol	- 7.5		Unit	Note
		min.	max.		
Write postamble	t <sub>WPST</sub>	0.4	0.6	t <sub>CK</sub>	7)
Write preamble	t <sub>WPRE</sub>	0.25	_	t <sub>CK</sub>	_
ACTIVE to PRECHARGE command period	t <sub>RAS</sub>	45	70,000	ns	8)
ACTIVE to ACTIVE command period	t <sub>RC</sub>	65	_	ns	8)
ACTIVE to READ or WRITE delay	t <sub>RCD</sub>	22.5	_	ns	8)
WRITE recovery time	t <sub>WR</sub>	15	_	ns	8)
Internal write to Read command delay	t <sub>WTR</sub>	1	_	t <sub>CK</sub>	_
PRECHARGE command period	t <sub>RP</sub>	22.5	_	ns	8)

- 1) DQ, DM and DQS input slew rate is measured between  $V_{\rm ILD(DC)}$  and  $V_{\rm IHD(AC)}$  (rising) or  $V_{\rm IHD(DC)}$  and  $V_{\rm ILD(AC)}$  (falling).
- 2) DQ, DM and DQS input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.
- 3) Input slew rate ≥ 1.0 V/ns.
- 4) Input slew rate  $\geq$  0.5V/ns and < 1.0 V/ns.
- 5) This parameter guarantees device timing. It is verified by device characterization but are not subject to production test.
- 6) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DQSS</sub>.
- 7) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 8) These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.

During WRITE bursts, the first valid data-in element is registered on the first rising edge of DQS following the WRITE command, and subsequent data elements are registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble. The time between the WRITE command and the first corresponding rising edge of DQS ( $t_{DQSS}$ ) is specified with a relatively wide range (from 75% to 125% of a clock cycle). The diagrams in **Figure 23** show the two extremes of  $t_{DQSS}$  for a burst of 4. Upon completion of a burst, assuming no other commands have been initiated, the DQs will remain High-Z and any additional input data is ignored.






Data for any WRITE burst may be concatenated with or truncated with a subsequent WRITE command. In either case, a continuous flow of input data can be maintained. The new WRITE command can be issued on any clock cycle following the previous WRITE command. The first data element from the new burst is applied after either the last element of a completed burst or the last desired data element of a longer burst which is being truncated. The new WRITE command should be issued x clock cycles after the first WRITE command, where x equals the number of desired data element pairs (pairs are required by the 2n pre fetch architecture).


Figure 24 shows concatenated WRITE bursts of 4.






An example of non-consecutive WRITEs is shown in Figure 25.






Full-speed random WRITE accesses within a page or pages can be performed as shown in Figure 26.






#### 2.4.7.1 WRITE to READ

Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE without truncating the WRITE burst,  $t_{WTR}$  (WRITE to READ) should be met as shown in **Figure 27**.



Data for any WRITE burst may be truncated by a subsequent READ command, as shown in **Figure 28**. Note that only the data-in pairs that are registered prior to the  $t_{\text{WTR}}$  period are written to the internal array, and any subsequent data-in must be masked with DM, as shown in **Figure 28**.




Rev.1.00, 2007-03 02022006-J7N7-GYFP



#### 2.4.7.2 WRITE to PRECHARGE


Data for any WRITE burst may be followed by a subsequent PRECHARGE command. To follow a WRITE without truncating the WRITE burst,  $t_{WR}$  should be met as shown in **Figure 29**.



Data for any WRITE burst may be truncated by a subsequent PRECHARGE command, as shown in **Figure 30**. Note that only the data-in pairs that are registered prior to the  $t_{WR}$  period are written to the internal array, and any subsequent data in should be masked with DM. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until  $t_{RP}$  is met.

In the case of a WRITE burst being executed to completion, a PRECHARGE command issued at the optimum time (as described above) provides the same operation that would result from the same burst with Auto Precharge. The disadvantage of the PRECHARGE command is that it requires that the command and address busses be available at the appropriate time to issue the command. The advantage of the PRECHARGE command is that it can be used to truncate bursts.








#### 2.4.8 PRECHARGE

The PRECHARGE command is used to deactivate (close) the open row in a particular bank or the open rows in all banks. The bank(s) will be available for a subsequent row access a specified time ( $t_{\rm RP}$ ) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care."

Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.



### **TABLE 13**

Timing Parameters for PRECHARGE Comm									
Parameter	Symbol	- 7.5		.5 Unit					
		min.	max.						
ACTIVE to PRECHARGE command period	t <sub>RAS</sub>	45	70,000	ns	1)				
PRECHARGE command period	t <sub>RP</sub>	22.5	_	ns	1)				
WRITE recovery time	t <sub>WR</sub>	15	_	ns	1)				

These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.



#### 2.4.8.1 AUTO PRECHARGE

Auto Precharge is a feature which performs the same individual-bank precharge functions described above, but without requiring an explicit command. This is accomplished by using A10 to enable Auto Precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. Auto Precharge is non persistent in that it is either enabled or disabled for each individual READ or WRITE command.

Auto Precharge ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge ( $t_{RP}$ ) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time, as described for each burst type.


#### 2.4.9 AUTO REFRESH and SELF REFRESH

The DDR Mobile-RAM requires a refresh of all rows in an rolling 64ms interval. Each refresh is generated in one of two ways: by an explicit AUTO REFRESH command, or by an internally timed event in SELF REFRESH mode. Dividing the number of rows into the rolling 64ms interval defines the average refresh interval,  $t_{\text{REFI}}$ , which is a guideline to controllers for distributed refresh timing.


#### 2.4.9.1 AUTO REFRESH

Auto Refresh is used during normal operation of the DDR Mobile-RAM. The command is non persistent, so it must be issued each time a refresh is required. A minimum time tRFC is required between two AUTO REFRESH commands. The same rule applies to any access command after the Auto Refresh operation. All banks must be precharged prior to the AUTO REFRESH command. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The DDR Mobile-RAM requires Auto Refresh cycles at an average periodic interval of  $t_{\rm REFI}$  (max.). Partial array mode has no influence on Auto Refresh mode.

To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to the DDR Mobile-RAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 \*  $t_{\rm REFI}$ .








### 2.4.9.2 SELF REFRESH

The SELF REFRESH command can be used to retain data in the DDR Mobile-RAM, even if the rest of the system is powered down. When in the Self Refresh mode, the DDR Mobile-RAM retains data without external clocking. The DDR Mobile-RAM device has a built-in timer to accommodate Self Refresh operation. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is LOW. Input signals except CKE are "Don't Care" during Self Refresh. The user may halt the external clock one clock after Self Refresh entry is registered.



Once the command is registered, CKE must be held low to keep the device in Self Refresh mode. The device executes a minimum of one AUTO REFRESH command internally once it enters Self Refresh mode. The clock is internally disabled during Self Refresh operation to save power. The minimum time that the device must remain in Self Refresh mode is  $t_{REC}$ . The procedure for exiting Self Refresh requires a sequence of commands. First, the clock must be stable prior to CKE going back HIGH. Once Self Refresh Exit is registered, a delay of at least  $t_{XSR}$  must be satisfied before a valid command can be issued to the device to allow for completion of any internal refresh in progress. The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from Self Refresh mode. Upon exit from Self Refresh an extra AUTO REFRESH command is recommended.






TABLE 14
Timing Parameters for AUTO REFRESH and SELF REFRESH Commands

Tilling Farameters for ACTO REF	TTEOTT UTT	<del></del>			
Parameter	Symbol	- 7.5		Unit	Note
		min.	max.		
AUTO REFRESH to ACTIVE/AUTO REFRESH command period	t <sub>RFC</sub>	75	_	ns	1)
PRECHARGE command period	t <sub>RP</sub>	22.5	_	ns	1)
Self refresh exit to next valid command delay	t <sub>XSR</sub>	120	_	ns	1)
Refresh period	t <sub>REF</sub>	_	64	ms	-
Average periodic refresh interval (8192 rows)	t <sub>REFI</sub>	_	7.8	μs	2)


- 1) These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.
- 2) A maximum of eight AUTOREFRESH commands can be posted to the DDR Mobile-RAM device, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 8 \* tREFI.




## 2.4.10 POWER-DOWN

Power-down is entered when CKE is registered LOW (no accesses can be in progress). If power-down occurs when all banks are idle, this mode is referred to as precharge power-down; if power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK,  $\overline{\text{CK}}$  and CKE. In power-down mode, CKE LOW must be maintained, and all other input signals are "Don't Care". The minimum power-down duration is specified by  $t_{\text{CKE}}$ . However, power-down duration is limited by the refresh requirements of the device.

The power-down state is synchronously exited when CKE is registered HIGH (along with a NOP or DESELECT command). A valid command may be applied  $t_{\rm XP}$  after exit from power-down.







				TA	<b>BLE 15</b>
		Timing P	arameters fo	or POW	ER-DOWN
Parameter	Symbol	- 7.5 Unit Note			
		min.	max.		
Exit power down delay	t <sub>XP</sub>	t <sub>CK</sub> + t <sub>IS</sub>	_	ns	
CKE minimum low time	toke	2	_	tok	_

### 2.4.10.1 DEEP POWER-DOWN

Deep Power-Down mode is a unique feature of DDR Mobile-RAMs for extremely low power consumption. Deep Power-Down mode is entered using the BURST TERMINATE command (cf **Table 6**) except that CKE is LOW. All internal voltage generators are stopped and all memory data is lost in this mode. To enter the Deep Power-Down mode all banks must be precharged.

The Deep Power-Down mode is asynchronously exited by asserting CKE HIGH. After the exit, the same command sequence as for power-up initialization, including the 200µs initial pause, has to be applied before any other command may be issued (cf. **Figure 4**).

### 2.4.11 CLOCK STOP

Stopping the clock during idle periods is a very effective method to reduce power consumption. The DDR Mobile-RAM supports clock stop in case:

- the last access command (ACTIVE, READ, WRITE, PRECHARGE, AUTO REFRESH or MODE REGISTER SET) has
  executed to completion, including any data-out during read bursts; the number of clock pulses per access command
  depends on the device's AC timing parameters and the clock frequency (see Table 16);
- the related timing condition ( $t_{\rm RCD}$ ,  $t_{\rm WR}$ ,  $t_{\rm RP}$ ,  $t_{\rm RFC}$ ,  $t_{\rm MRD}$ ) has been met;
- · CKE is held HIGH.


When all conditions have been met, the device is either in "idle" or "row active" state (cf. **Figure 4**), and clock stop mode may be entered with CK held LOW and  $\overline{\text{CK}}$  held HIGH.

Clock stop mode is exited by restarting the clock. At least one NOP command has to be issued before the next access command may be applied. Additional clock pulses might be required depending on the system characteristics.

Figure 38 illustrates the clock stop mode:

- · initially the device is in clock stop mode;
- the clock is restarted with the rising edge of T0 and a NOP on the command inputs;
- with T1 a valid access command is latched; this command is followed by NOP commands in order to allow for clock stop as soon as this access command has completed:
- Tn is the last clock pulse required by the access command latched with T1
- the timing condition of this access command is met with the completion of Tn; therefore Tn is the last clock pulse required by this command and the clock is then stopped.





# TABLE 16 Minimum Number of Required Clock Pulses per Access Command

minimum rambol of required clock i dicco per recode							
Command	Timing Condition	- 7.5	Unit	Note			
ACTIVE	t <sub>RCD</sub>	3	t <sub>CK</sub>	1)			
READ (Auto-Precharge Disabled)	(BL / 2) + CL	5	t <sub>CK</sub>	1)2)			
READ (Auto-Precharge Enabled)	[(BL / 2) + t <sub>RP</sub> ]; [(BL / 2) + CL]	5	t <sub>CK</sub>	1)2)3)			
WRITE (Auto-Precharge Disabled)	1 + (BL / 2) + t <sub>WR</sub>	5	t <sub>CK</sub>	1)2)			
WRITE (Auto-Precharge Enabled)	1 + (BL / 2) + t <sub>DAL</sub>	8	t <sub>CK</sub>	1)2)			
PRECHARGE	t <sub>RP</sub>	3	t <sub>CK</sub>	1)			
AUTO REFRESH	t <sub>RFC</sub>	10	t <sub>CK</sub>	1)			
MODE REGISTER SET	t <sub>MRD</sub>	2	t <sub>CK</sub>				

<sup>1)</sup> These parameters depend on the operating frequency; the number of clock cycles shown are calculated for a clock frequency of 133 MHz for -7.5.

- 2) The values apply for a burst length of 4 and a CAS latency of 3.
- 3) Both timing conditions need to be satisfied; if not equal, the larger value applies

## 2.4.12 Clock Frequency Change

Depending on system considerations, it might be desired to change the DDR Mobile-RAM's clock frequency while the device is powered up. The DDR Mobile-RAM supports a clock frequency change when the device is in:

- self refresh mode (see Figure 35);
- power-down mode (see Figure 37);
- · clock stop mode (see Figure 38).

Once the clock runs stable at the new clock frequency, the timing conditions for exiting these states have to be met before applying the next access command. It should be pointed out that a continuous frequency drift is not considered a stable clock and therefore is not supported.



## 2.5 Function Truth Tables

## TABLE 17

				Hutti	Table - CKE
CKEn-1	CKEn	Current State	Command	Action	Note
L	L	Power-Down	Х	Maintain Power-Down	1)2)3)4)
		Self Refresh	Х	Maintain Self Refresh	1)2)3)4)
		Deep Power-Down	Х	Maintain Deep Power-Down	1)2)3)4)
L H		Power-Down	DESELECT or NOP	Exit Power-Down	1)2)3)4)5)
		Self Refresh	DESELECT or NOP	Exit Self Refresh	1)2)3)4)
		Deep Power-Down	Х	Exit Deep Power-Down	1)2)3)4)6)
Н	L	All Banks Idle	DESELECT or NOP	Enter Precharge Power-Down	1)2)3)4)
		Bank(s) Active	DESELECT or NOP	Enter Active Power-Down	1)2)3)4)
		All Banks Idle	AUTO REFRESH	Enter Self Refresh	1)2)3)4)
		All Banks Idle	BURST TERMINATE	Enter Deep Power-Down	1)2)3)4)
Н	Н	see Table 18 and Table	e 19	- 1	1)2)3)4)

- 1) CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 2) Current state is the state immediately prior to clock edge n.
- 3) COMMAND n is the command registered at clock edge n; ACTION n is a result of COMMAND n.
- 4) All states and sequences not shown are illegal or reserved.
- 5) DESELECT or NOP commands should be issued on any clock edges occurring during  $t_{XP}$  or  $t_{XSR}$  period.
- 6) Exit from DEEP POWER DOWN requires the same command sequence as for power-up initialization.

## **TABLE 18**

#### Current State Bank n - Command to Bank n

Current State	cs	RAS	CAS	WE	Command / Action	Note
Any	Н	Х	Х	Х	DESELECT (NOP / continue previous operation)	1)2)3)4)5)6)
	L	Н	Н	Н	NO OPERATION (NOP / continue previous operation)	1)2)3)4)5)6)
Idle	L	L	Н	Н	ACTIVE (select and activate row)	1)2)3)4)5)6)
	L	L	L	Н	AUTO REFRESH	1)2)3)4)5)6)7)
	L	L	L	L	MODE REGISTER SET	1)2)3)4)5)6)7)
Row Active	Active L H L H READ (select column and start Read burst)		READ (select column and start Read burst)	1)2)3)4)5)6)8)		
	L	Н	L	L	WRITE (select column and start Write burst)	1)2)3)4)5)6)8)
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	1)2)3)4)5)6)9)
Read (Auto-	L	Н	L	Н	READ (truncate Read and start new Read burst)	1)2)3)4)5)6)8)
Precharge	L	Н	L	L	WRITE (truncate Read and start new Write burst)	1)2)3)4)5)6)8)10)
Disabled) L L H L		L	PRECHARGE (truncate Read and start Precharge)	1)2)3)4)5)6)9)		
	L	Н	Н	L	BURST TERMINATE	1)2)3)4)5)6)11)



Current State	cs	RAS	CAS	WE	Command / Action	Note
Write (Auto-	L	Н	L	Н	READ (truncate Write and start Read burst)	1)2)3)4)5)6)8)12)
Precharge	L	Н	L	L	WRITE (truncate Write and start Write burst)	1)2)3)4)5)6)8)
Disabled)	L	L	Н	L	PRECHARGE (truncate Write burst, start Precharge)	1)2)3)4)5)6)9)12)

- 1) This table applies when CKEn-1 was HIGH and CKEn is HIGH (see **Table 17**) and after  $t_{XP}$  or  $t_{XSR}$  has been met (if the previous state was power-down or self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions:

Idle

The bank has been precharged, and  $t_{\rm RP}$  has been met.

Row Active:

A row in the bank has been activated, and  $t_{RCD}$  has been met. No data bursts / accesses and no register accesses are in progress.

A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write:

A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

4) The following states must not be interrupted by a command issued to the same bank. DESELECT or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 19.

Starts with registration of a PRECHARGE command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, the bank is in the "idle" state. Row Activating:

Starts with registration of an ACTIVE command and ends when  $t_{RCD}$  is met. Once  $t_{RCD}$  is met, the bank is in the "row active" state.

Read with AP

Enabled

Starts with registration of a READ command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank is in the idle state.

Write with AP

Enabled:

Starts with registration of a WRITE command with Auto Precharge enabled and ends when  $t_{\rm RP}$  has been met. Once  $t_{\rm RP}$  is met, the bank is in the idle state.

5) The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied on each positive clock edge during these states.

. Refreshina:

Starts with registration of an AUTO REFRESH command and ends when  $t_{RC}$  is met. Once  $t_{RC}$  is met, the DDR Mobile-RAM is in the "all banks idle" state.

Accessing Mode

Register:

Starts with registration of a MODE REGISTER SET command and ends when  $t_{MRD}$  has been met. Once  $t_{MRD}$  is met, the DDR Mobile-RAM is in the "all banks idle" state.

Precharging All:

Starts with registration of a PRECHARGE ALL command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, all banks are in the idle state.

- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 10) A WRITE command may be applied after the completion of the Read burst; otherwise, a BURST TERMINATE command must be used to end the Read burst prior to issuing a WRITE command.
- 11) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 12) Requires appropriate DM masking.



#### **TABLE 19**

#### Current State Bank n - Command to Bank m (different bank)

Current State	cs	RAS	CAS	WE	Command / Action	Note
Any	Н	Х	Х	Х	DESELECT (NOP / continue previous operation)	1)2)3)4)5)6)
	L	Н	Н	Н	NO OPERATION (NOP / continue previous operation)	1)2)3)4)5)6)
ldle	Х	Х	Х	Х	Any command otherwise allowed to bank m	1)2)3)4)5)6)
Row Activating,	L	L	Н	Н	ACTIVE (select and activate row)	1)2)3)4)5)6)
Active, or	L	Н	L	Н	READ (select column and start Read burst)	1)2)3)4)5)6)7)
Precharging	L	Н	L	L	WRITE (select column and start Write burst)	1)2)3)4)5)6)7)
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	1)2)3)4)5)6)
Read (Auto-	L	L	Н	Н	ACTIVE (select and activate row)	1)2)3)4)5)6)
Precharge	L	Н	L	Н	READ (truncate Read and start new Read burst)	1)2)3)4)5)6)7)
Disabled)	L	Н	L	L	WRITE (truncate Read and start Write burst)	1)2)3)4)5)6)7)8)
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	1)2)3)4)5)6)
Write (Auto-	L	L H H ACTIVE (select and activate row)		1)2)3)4)5)6)		
Precharge	L	Н	L	Н	READ (truncate Write and start Read burst)	1)2)3)4)5)6)7)9)
Disabled)	L	Н	L	L	WRITE (truncate Write and start new Write burst)	1)2)3)4)5)6)7)
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	1)2)3)4)5)6)
Read (with Auto-	L	L	Н	Н	ACTIVE (select and activate row)	1)2)3)4)5)6)
Precharge)	L	Н	L	Н	READ (truncate Read and start new Read burst)	1)2)3)4)5)6)7)
	L	Н	L	L	WRITE (truncate Read and start Write burst)	1)2)3)4)5)6)7)8)
	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	1)2)3)4)5)6)
Write (with Auto-	L	L	Н	Н	ACTIVE (select and activate row)	1)2)3)4)5)6)
Precharge)	L	Н	L	Н	READ (truncate Write and start Read burst)	1)2)3)4)5)6)7)
	L	Н	L	L	WRITE (truncate Write and start new Write burst)	1)2)3)4)5)6)7)
	L	L	Н	L	PRECHARGE (Deactivate row in bank or banks)	1)2)3)4)5)6)

- 1) This table applies when CKEn-1 was HIGH and CKEn is HIGH (see Table 17) and after  $t_{XP}$  or  $t_{XSR}$  has been met (if the previous state was power-down or self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions:

Idle:

The bank has been precharged, and  $t_{\rm RP}$  has been met.

Row Active

A row in the bank has been activated, and  $t_{\rm RCD}$  has been met. No data bursts / accesses and no register accesses are in progress.

Read

A READ burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.

Write:

A WRITE burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.Read with AP Enabled:

Starts with registration of a READ command with Auto Precharge enabled and ends when  $t_{\rm RP}$  has been met. Once  $t_{\rm RP}$  is met, the bank is in the idle state.

Write with AP Enabled:

Starts with registration of a WRITE command with Auto Precharge enabled and ends when  $t_{RP}$  has been met. Once  $t_{RP}$  is met, the bank is in the idle state).

Rev.1.00, 2007-03 02022006-J7N7-GYFP



- 4) AUTO REFRESH, SELF REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) A WRITE command may be applied after the completion of the Read burst; otherwise, a BURST TERMINATE command must be used to end the Read burst prior to issuing a WRITE command.
- 9) Requires appropriate DM masking.



## 3 Electrical Characteristics

## 3.1 Operating Conditions

	TABLE 20	
Absolute	Maximum Ratings	

			P	Absolute Maximum	Ratings
Parameter		Symbol	Values		Unit
			min.	max.	
Power Supply Voltage	$V_{DD}$	-0.3	2.7	V	
Power Supply Voltage for Output Bu	$V_{DDQ}$	-0.3	2.7	V	
Input Voltage		$V_{IN}$	-0.3	$V_{\rm DDQ}$ + 0.3	V
Output Voltage		$V_{OUT}$	-0.3	$V_{\rm DDQ}$ + 0.3	V
Operating Case Temperature	Commercial	$T_{C}$	0	+70	°C
	Extended	$T_{C}$	-25	+85	°C
Storage Temperature		$T_{STG}$	-55	+150	°C
Power Dissipation		$P_{D}$	_	0.7	W
Short Circuit Output Current		$I_{OUT}$	_	50	mA

Attention: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.



## TABLE 21

			PIII Ca	ipacitances
Symbol	Values		Unit	Note
	min.	max.		
$C_{I1}$	4.0	6.5	pF	1)2)3)
CD <sub>I1</sub>	_	0.5	pF	
$C_{12}$	4.0	6.5	pF	
$CD_{12}$	_	1.0	pF	
$C_{IO}$	3.0	6.0	pF	
$CD_{IO}$	_	1.0	pF	
	$C_{11}$ $CD_{11}$ $C_{12}$ $CD_{12}$ $C_{1O}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

- 1) These values are not subject to production test but verified by device characterization.
- Input capacitance is measured according to JEP147 procedure for measuring capacitance using a vector network analyzer. VDD, VDDQ
  are applied and all other balls (except the ball under test) are floating. DQ's should be in high impedance state. This may be achieved by
  pulling CKE to low level.
- 3) Although DM is an input-only ball, it's input capacitance models the input capacitance of the DQ and DQS balls.



## **TABLE 22**

#### **Flectrical Characteristics**

Parameter	Symbol	,	Values	Unit	Note
		min.	max.		
Power Supply Voltage	$V_{DD}$	1.70	1.90	V	1)2)
Power Supply Voltage for DQ Output Buffer	$V_{DDQ}$	1.70	1.90	V	1)2)
Input leakage current	$I_{IL}$	-1.0	1.0	μΑ	1)
Output leakage current	$I_{OL}$	-1.5	1.5	μΑ	1)
Address and Command Inputs (BA, BA1, CKE,	CS, RAS, CAS, W	E)		•	
Input high voltage	$V_{IH}$	$0.8 \times V_{\rm DDQ}$	$V_{\rm DDQ}$ + 0.3	V	1)
Input low voltage	$V_{IL}$	-0.3	$0.2 \times V_{\mathrm{DDQ}}$	V	1)
Clock Inputs (CK, CK)	·			•	
DC input voltage	$V_{IN}$	-0.3	V <sub>DDQ</sub> + 0.3	V	1)
DC input differential voltage	$V_{ID(DC)}$	$0.4  imes V_{ m DDQ}$	$V_{\rm DDQ}$ + 0.6	V	1)3)
AC input differential voltage	$V_{ID(AC)}$	$0.6 \times V_{DDQ}$	$V_{\rm DDQ}$ + 0.6	V	1)3)
AC differential cross point voltage	$V_{IX}$	$0.4  imes V_{ m DDQ}$	$0.6 \times V_{\mathrm{DDQ}}$	V	1)4)
Data Inputs (DQ, DM, DQS)	·			•	
DC input high voltage	$V_{\mathrm{IHD(DC)}}$	$0.7 \times V_{DDQ}$	$V_{\rm DDQ}$ + 0.3	V	1)
DC input low voltage	$V_{ILD(DC)}$	-0.3	0.3 x V <sub>DDQ</sub>	V	1)
AC input high voltage	$V_{IHD(AC)}$	$0.8  imes V_{ m DDQ}$	$V_{\rm DDQ}$ + 0.3	V	1)
AC input low voltage	$V_{ILD(AC)}$	-0.3	$0.2 \times V_{\mathrm{DDQ}}$	V	1)
Data Outputs (DQ, DQS)	•			•	
Output high voltage (I <sub>OH</sub> = -0.1 mA)	$V_{OH}$	$0.9 \times V_{DDQ}$	_	V	1)
Output low voltage (I <sub>OL</sub> = 0.1 mA)	$V_{OL}$	_	$0.1 \times V_{\mathrm{DDQ}}$	V	1)

<sup>1)</sup> See Table 25 and Figure 40 for overshoot and undershoot definition.

<sup>2)</sup>  $V_{\rm DDmax} = V_{\rm DDQmax} = 1.95 \text{V}$  permitted for Clock Frequency ( $f_{\rm CKmax}$ ) 133MHz (CL = 3) and commercial temperature range -0 °C  $\leq T_{\rm J} \leq$  70 °C. 3)  $V_{\rm ID}$  is the magnitude of the difference between the input level on CK and the input level on CK.

<sup>4)</sup> The value of  $V_{\rm IX}$  is expected to be equal to 0.5 x  $V_{\rm DDQ}$  and must track variations in the DC level.



## 3.2 AC Characteristics

# **TABLE 23**AC Characteristics

					700	ilaracteristics
Parameter		Symbol	- 7.5		Unit	Note
			min.	max.		
DQ output access time from CK/CK		$t_{AC}$	2.0	6.5	ns	1)2)3)4)5)
DQS output access time from CK/CK		$t_{DQSCK}$	2.0	6.5	ns	1)2)3)4)5)
Clock high-level width		$t_{CH}$	0.45	0.55	$t_{CK}$	1)2)3)
Clock low-level width		$t_{CL}$	0.45	0.55	$t_{CK}$	1)2)3)
Clock half period		$t_{HP}$	min $(t_{CL}, t_{CH})$		ns	1)2)3)6)7)
Clock cycle time	CL = 3	$t_{CK}$	7.5	_	ns	1)2)3)8)
	CL = 2		15	_		
DQ and DM input setup time	fast slew rate	$t_{DS}$	0.75	_	ns	1)2)3)9)10)11)
	slow slew rate		0.85	-		1)2)3)9)10)12)
DQ and DM input hold time	fast slew rate	$t_{DH}$	0.75	_	ns	1)2)3)9)10)11)
	slow slew rate		0.85	_		1)2)3)9)10)12)
DQ and DM input pulse width		$t_{DIPW}$	1.7	_	ns	1)2)3)13)
Address and control input setup time	fast slew rate	$t_{\rm IS}$	1.3	_	ns	1)2)3)6)14)15)
	slow slew rate		1.5	_		1)2)3)12)15)
Address and control input hold time	fast slew rate	$t_{IH}$	1.3	_	ns	1)2)3)11)14)15)
	slow slew rate		1.5	_		1)2)3)12)14)15)
Address and control input pulse width		$t_{IPW}$	3.0	_	ns	1)2)3)13)
DQ & DQS low-impedance time from CK/CK		$t_{LZ}$	1.0	_	ns	1)2)3)16)
DQ & DQS high-impedance time from CK/CK		$t_{HZ}$	_	6.5	ns	1)2)3)16)
DQS - DQ skew		$t_{DQSQ}$	_	0.6	ns	1)2)3)17)
DQ / DQS output hold time from DQS		$t_{QH}$	t <sub>HP</sub> -t <sub>QHS</sub>	_	ns	1)2)3)7)
Data hold skew factor		$t_{QHS}$	_	0.75	ns	1)2)3)7)
Write command to 1st DQS latching transi	tion	$t_{DQSS}$	0.75	1.25	$t_{CK}$	1)2)3)
DQS input high-level width		$t_{DQSH}$	0.4	0.6	$t_{CK}$	1)2)3)
DQS input low-level width		$t_{DQSL}$	0.4	0.6	t <sub>CK</sub>	1)2)3)
DQS falling edge to CK setup time		$t_{DSS}$	0.2	_	$t_{CK}$	1)2)3)
DQS falling edge hold time from CK		$t_{DSH}$	0.2	_	$t_{CK}$	1)2)3)
MODE REGISTER SET command period		$t_{MRD}$	2	-	t <sub>CK</sub>	1)2)3)
Write preamble setup time		t <sub>WPRES</sub>	0	_	ns	1)2)3)18)
Write postamble		$t_{WPST}$	0.4	0.6	$t_{CK}$	1)2)3)19)
Write preamble		$t_{WPRE}$	0.25	-	$t_{CK}$	1)2)3)
Read preamble	CL = 3	$t_{RPRE}$	0.9	1.1	$t_{CK}$	1)2)3)20)
	CL = 2		0.7	1.1	$t_{CK}$	
Read postamble		$t_{RPST}$	0.4	0.6	$t_{CK}$	1)2)3)

Rev.1.00, 2007-03 02022006-J7N7-GYFP




Symbol	- 7.5		Unit	Note
	min.	max.		
$t_{RAS}$	45	70,000	ns	1)2)3)21)
$t_{RC}$	65	_	ns	1)2)3)21)
$t_{RFC}$	75	_	ns	1)2)3)21)
$t_{RCD}$	22.5	_	ns	1)2)3)21)
$t_{RP}$	22.5	_	ns	1)2)3)21)
$t_{RRD}$	15	_	ns	1)2)3)21)
$t_{WR}$	15	_	ns	1)2)3)21)
$t_{DAL}$			$t_{CK}$	1)2)3)22)
$t_{ m WTR}$	1	_	$t_{CK}$	1)2)3)
$t_{XSR}$	120	_	ns	1)2)3)21)
$t_{XP}$	$t_{\rm CK}$ + $t_{\rm IS}$	_	ns	1)2)3)
$t_{CKE}$	2	_	$t_{CK}$	1)2)3)
$t_{REF}$	-	64	ms	1)2)3)
$t_{REFI}$	-	7.8	μs	1)2)3)23)
	$t_{\rm RAS}$ $t_{\rm RC}$ $t_{\rm RFC}$ $t_{\rm RCD}$ $t_{\rm RP}$ $t_{\rm RRD}$ $t_{\rm WR}$ $t_{\rm DAL}$ $t_{\rm WTR}$ $t_{\rm XSR}$ $t_{\rm XP}$ $t_{\rm CKE}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

- 1) All parameters assume proper device initialization.
- 2) The CK/CK input reference level (for timing referenced to CK/CK) is the point at which CK and CK cross; the input reference level for signals other than CK/CK is V<sub>DDQ</sub>/2.
- 3) All AC timing characteristics assume an input slew rate of 1.0 V/ns.
- 4) The output timing reference level is  $V_{\rm DDQ}/{\rm 2}.$
- 5) Parameters t<sub>AC</sub> and t<sub>DQSCK</sub> are specified for full drive strength and a reference load (see Figure 39). This circuit is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. For half drive strength with a nominal load of 10pF parameters t<sub>AC</sub> and t<sub>DQSCK</sub> are expected to be in the same range. However, these parameters are not subject to production test but are estimated by device characterization. Use of IBIS or other simulation tools for system validation is suggested.
- 6) Min ( $t_{\rm CL}$ ,  $t_{\rm CH}$ ) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for  $t_{\rm CH}$  and  $t_{\rm CH}$ ).
- 7) t<sub>QH</sub> = t<sub>HP</sub> t<sub>QHS</sub>, where t<sub>HP</sub> = minimum half clock period for any given cycle and is defined by clock high or clock low (t<sub>CL</sub>, t<sub>CH</sub>). t<sub>QHS</sub> accounts for 1) the pulse duration distortion of on-chip clock circuits; and 2) the worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are, separately, due to data ball skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- 8) The only time that the clock frequency is allowed to change is during power-down, self-refresh or clock stop modes.
- 9) DQ, DM and DQS input slew rate is measured between  $V_{\rm ILD(DC)}$  and  $V_{\rm IHD(AC)}$  (rising) or  $V_{\rm IHD(DC)}$  and  $V_{\rm ILD(AC)}$  (falling).
- 10) DQ, DM and DQS input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.
- 11) Input slew rate ≥ 1.0 V/ns.
- 12) Input slew rate ≥ 0.5V/ns and < 1.0 V/ns.
- 13) These parameters guarantee device timing. They are verified by device characterization but are not subject to production test.
- 14) The transition time for address and command inputs is measured between  $V_{\rm IH}$  and  $V_{\rm IL}$ .
- 15) A CK/CK differential slew rate of 2.0 V/ns is assumed for this parameter.
- 16)  $t_{\rm HZ}$  and  $t_{\rm LZ}$  transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 17)  $l_{\text{DOSO}}$  consists of data ball skew and output pattern effects, and p-channel to n-channel variation of the output drivers for any given cycle.
- 18) The specific requirement is that DQS be valid (HIGH, LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on t<sub>DOSS</sub>.
- 19) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.



- 20) A low level on DQS may be maintained during High-Z states (DQS drivers disabled) by adding a weak pull-down element in the system. It is recommended to turn off the weak pull-down element during read and write bursts (DQS drivers enabled).
- 21) These parameters account for the number of clock cycles and depend on the operating frequency, as follows: no. of clock cycles = specified delay / clock period; round to the next higher integer.
- 22)  $t_{\text{DAL}} = (t_{\text{WR}} / t_{\text{CK}}) + (t_{\text{RP}} / t_{\text{CK}})$ : for each of the terms above, if not already an integer, round to the next higher integer.
- 23) A maximum of eight AUTOREFRESH commands can be posted to the DDR Mobile-RAM device, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 8 \* t<sub>REFI</sub>.




#### TABLE 24 **Output Slew Rate Characteristics Parameter Typical Range Minimum** Maximum Unit **Note** 1)2) Pull-up and Pull-down Slew Rate **TBD** 0.7 2.5 V/ns (Full Drive Buffer) 1)2) Pull-up and Pull-down Slew Rate **TBD** 0.3 1.0 V/ns (Half Drive Buffer) 1)3) Output Slew Rate Matching Ratio 0.7 1.4 (Pull-up to Pull-down)

- 1) Output slew rate is measured between  $V_{\rm ILD(DC)}$  and  $V_{\rm IHD(AC)}$  (rising) or  $V_{\rm IHD(DC)}$  and  $V_{\rm ILD(AC)}$  (falling).
- 2) The parameter is measured using a 20pF capacitive load connected to  $V_{\rm SSQ}$ .
- 3) The ratio of the pull-up slew rate to the pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

			<b>TABL</b>	E 25
	AC Overshoot / Undershoot Specification			
Parameter		Maximum	Unit	Note
Maximum peak amplitude allowed for overshoot		0.9	V	_
Maximum peak amplitude allowed for undershoot		0.9	V	_
Maximum overshoot area above $V_{\mathrm{DD}}$		3.0	V-ns	_
Maximum undershoot area below $V_{\rm SS}$		3.0	V-ns	_





## 3.3 Operating Currents

			TAE	3LE 26
Maximum Operating Currents				
Parameter & Test Conditions	Symbol	Values	Unit	Note <sup>1)2)3)</sup>
		- 7.5		ŕ
Operating one bank active-precharge current: $t_{\rm RC} = t_{\rm RCmin}$ ; $t_{\rm CK} = t_{\rm CKmin}$ ; CKE is HIGH; $\overline{\rm CS}$ is HIGH between valid commands; address inputs are SWITCHING; data bus inputs are STABLE	$I_{DD0}$	100	mA	
Precharge power-down standby current: all banks idle, CKE is LOW; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}} = t_{\text{CKmin}}$ ; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{\mathrm{DD2P}}$	1.40	mA	
Precharge power-down standby current with clock stop: all banks idle, CKE is LOW; CS is HIGH, CK = LOW, CK = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{ m DD2PS}$	1.20	mA	
Precharge non power-down standby current: all banks idle, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}} = t_{\text{CKmin}}$ ; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{DD2N}$	30	mA	
Precharge non power-down standby current with clock stop: all banks idle, CKE is HIGH, $\overline{\text{CS}}$ is HIGH, CK = LOW, $\overline{\text{CK}}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{ m DD2NS}$	3.0	mA	
Active power-down standby current: one bank active, CKE is LOW; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}}$ = $t_{\text{CKmin}}$ ; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{DD3P}$	4	mA	



Parameter & Test Conditions	Symbol	Values	Unit	Note <sup>1)2)3)</sup>
		- 7.5		,
Active power-down standby current with clock stop: one bank active, CKE is LOW; $\overline{CS}$ is HIGH, CK = LOW, $\overline{CK}$ = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{\mathrm{DD3PS}}$	3.0	mA	
Active non power-down standby current: one bank active, CKE is HIGH; $\overline{\text{CS}}$ is HIGH, $t_{\text{CK}} = t_{\text{CKmin}}$ ; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{\mathrm{DD3N}}$	44	mA	
Active non power-down standby current with clock stop: one bank active, CKE is HIGH, CS is HIGH, CK = LOW, CK = HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{ m DD3NS}$	5.0	mA	
Operating burst read current: one bank active; BL = 4; CL = 3; $t_{\rm CK}$ = $t_{\rm CKmin}$ ; continuous read bursts; IOUT = 0 mA; address input are SWITCHING; 50% data change each burst transfer	$I_{\mathrm{DD4R}}$	150	mA	
Operating burst write current: one bank active; BL = 4; $t_{CK} = t_{CKmin}$ ; continuous write bursts; address inputs are SWITCHING; 50% data change each burst transfer	$I_{\mathrm{DD4W}}$	150	mA	
Auto-Refresh current: $t_{\rm RC} = t_{\rm RFCmin}$ ; $t_{\rm CK} = t_{\rm CKmin}$ ; burst refresh; CKE is HIGH; address and control inputs are SWITCHING; data bus inputs are STABLE	$I_{\mathrm{DD5}}$	270	mA	
Self refresh current: CKE is LOW; CK = LOW, CK = HIGH; address and control inputs are STABLE; data bus inputs are STABLE	$I_{DD6}$	see Table 27	μА	
Deep Power Down current	$I_{DD8}$	50 <sup>5)</sup>	μΑ	

- 1) IDD specifications are tested after the device is properly initialized and measured at 133 MHz for -7.5 speed grade.
- 2) Input slew rate is 1.0 V/ns.
- 3) Definitions for IDD:

LOW is defined as VIN  $\leq$  0.1 \*  $V_{\rm DDQ}$ ; HIGH is defined as VIN  $\geq$  0.9 \*  $V_{\rm DDQ}$ ; STABLE is defined as inputs stable at a HIGH or LOW level;

SWITCHING is defined as:

- address and command: inputs changing between HIGH and LOW once per two clock cycles;
- data bus inputs: DQ changing between HIGH and LOW once per clock cycle; DM and DQS are STABLE
- 4) All parameters are measured with no output loads.
- 5) I<sub>DD8</sub> value shown as typical



Self refresh mode,

(PASR = 010)

quarter array activation

HY[B/E]18M1G320BF 1-Gbit DDR Mobile-RAM

**TABLE 27 Self Refresh Currents Parameter & Test Conditions Values** Units Note Max. **Symbol Temperature** HYE18M1G320BF HYB18M1G320BF Typ. Max. Typ. Max. 1) Self Refresh Current: 85 °C 1520 1800 μΑ  $I_{\rm DD6}$ Self refresh mode, 70 °C 1020 1020 1800 full array activation 640 45 °C 640 (PASR = 000)25 °C 560 560 Self Refresh Current: 85 °C 1080 1560 Self refresh mode, 70 °C 740 740 1560 half array activation 45 °C 480 480 (PASR = 001)25 °C 420 420 Self Refresh Current: 85 °C 840 1340

580

420

340

580

420

340

1340


## 3.4 Pull-up and Pull-down Characteristics

70 °C

45 °C

25 °C


Figure 41 shows the characteristics of full and half drive strength. It is specified under best and worst process variation /condition. Temperature (Tcase): Minimum =  $0 \, ^{\circ}$ C /  $-25 \, ^{\circ}$ C, Maximum =  $70 \, ^{\circ}$ C.



<sup>1)</sup> The On-Chip Temperature Sensor (OCTS) adjusts the refresh rate in self refresh mode to the component's actual temperature with a much finer resolution than supported by the 4 distinct temperature levels as defined by JEDEC for TCSR. At production test the sensor is calibrated, and I<sub>DD6</sub> max. current is measured at 85°C. Typ. values are obtained from device characterization.



# 4 Package Outline





# **List of Tables**

Table 1	Performance	3
Table 2	Memory Addressing Scheme	
Table 3	Ordering Information	
Table 4	Ball Description	7
Table 5	Burst Definition	12
Table 6	Command Overview	16
Table 7	DM Operation	16
Table 8	Inputs Timing Parameters	17
Table 9	Timing Parameters for Mode Register Set Command	19
Table 10	Timing Parameters for ACTIVE Command	21
Table 11	Timing Parameters for READ Command	
Table 12	Timing Parameters for WRITE Command	
Table 13	Timing Parameters for PRECHARGE Command	38
Table 14	Timing Parameters for AUTO REFRESH and SELF REFRESH Commands	41
Table 15	Timing Parameters for POWER-DOWN	
Table 16	Minimum Number of Required Clock Pulses per Access Command	44
Table 17	Truth Table - CKE	
Table 18	Current State Bank n - Command to Bank n	45
Table 19	Current State Bank n - Command to Bank m (different bank)	47
Table 20	Absolute Maximum Ratings	49
Table 21	Pin Capacitances	50
Table 22	Electrical Characteristics	51
Table 23	AC Characteristics	52
Table 24	Output Slew Rate Characteristics	54
Table 25	AC Overshoot / Undershoot Specification	54
Table 26	Maximum Operating Currents	55
Table 27	Self Refresh Currents	57



# **List of Illustrations**

Figure 1	Standard ballout 1-Gbit DDR Mobile-RAM (Top View)	
Figure 2	Functional Block Diagram	. 6
Figure 3	Power-Up Sequence and Mode Register Sets	. 8
Figure 4	State Diagram	
Figure 5	Address / Command Inputs Timing Parameters	17
Figure 6	No Operation Command	18
Figure 7	Mode Register Set Command	19
Figure 8	Mode Register Definition	19
Figure 9	ACTIVE Command	20
Figure 10	Bank Activate Timings	20
Figure 11	READ Command	
Figure 12	Basic READ Timing Parameters for DQs	22
Figure 13	READ Burst	
Figure 14	Consecutive READ Bursts	24
Figure 15	Nonconsecutive READ Bursts	25
Figure 16	Random READ Accesses	25
Figure 17	Terminating a READ Burst	26
Figure 18	READ to WRITE	27
Figure 19	READ to PRECHARGE	28
Figure 20	BURST TERMINATE Command	28
Figure 21	WRITE Command	29
Figure 22	Basic WRITE Timing Parameters for DQs	30
Figure 23	WRITE Burst (min. and max. t <sub>DQSS</sub> )	32
Figure 24	WRITE to WRITE (min. and max. t <sub>DOSS</sub> )	33
Figure 25	Non-Consecutive WRITE to WRITE (max. t <sub>DQSS</sub> )	34
Figure 26	Random WRITE Cycles (max. t <sub>DQSS</sub> )	34
Figure 27	Non-Interrupting WRITE to READ (max. t <sub>DQSS</sub> )	35
Figure 28	Interrupting WRITE to READ (max. $t_{DQSS}$ )	35
Figure 29	Non-Interrupting WRITE to PRECHARGE (max. t <sub>DQSS</sub> )	36
Figure 30	Interrupting WRITE to PRECHARGE (max. t <sub>DQSS</sub> )	37
Figure 31	PRECHARGE Command	38
Figure 32	AUTO REFRESH Command	39
Figure 33	Auto Refresh	
Figure 34	SELF REFRESH Entry Command	40
Figure 35	Self Refresh Entry and Exit	41
Figure 36	Power-Down Entry Command	42
Figure 37	Power-Down Entry and Exit	42
Figure 38	Clock Stop.	
Figure 39	Measurement with Reference Load	54
Figure 40	AC Overshoot and Undershoot Definition	55
Figure 41	Full Drive Strength and Half Drive Strength	57
Figure 42	90-ball PG-VFBGA-90-5	58



# Contents

1	Overview	
1.1	Features	
1.2	Ball Configuration	5
1.3	Description	6
1.4	Ball Definition and Description	7
2	Functional Description	
2.1	Power On and Initialization	
2.1	Register Definition	
2.2.1	Mode Register	
2.2.1.1	Burst Length	
2.2.1.2	Burst Type	
2.2.1.3	Read Latency	
2.2.2	Extended Mode Register	
2.2.2.1	Partial Array Self Refresh (PASR)	
2.2.2.2	Temperature Compensated Self Refresh (TCSR) with On-Chip Temperature Sensor	
2.2.2.3	Selectable Drive Strength	
2.3	State Diagram	
2.4	Commands	
2.4.1	NO OPERATION (NOP)	
2.4.2	DESELECT	
2.4.3	MODE REGISTER SET	. 19
2.4.4	ACTIVE	. 20
2.4.5	READ	. 21
2.4.5.1	READ Burst Termination	. 26
2.4.5.2	READ to WRITE	. 27
2.4.5.3	READ to PRECHARGE	. 27
2.4.6	BURST TERMINATE	. 28
2.4.7	WRITE	. 29
2.4.7.1	WRITE to READ	
2.4.7.2	WRITE to PRECHARGE	
2.4.8	PRECHARGE	
2.4.8.1	AUTO PRECHARGE	
2.4.9	AUTO REFRESH and SELF REFRESH	
2.4.9.1	AUTO REFRESH	
2.4.9.2	SELF REFRESH	
2.4.10	POWER-DOWN	
2.4.10.1	DEEP POWER-DOWN	
2.4.11	CLOCK STOP	
2.4.12	Clock Frequency Change	
2.5	Function Truth Tables	
3	Electrical Characteristics	
3.1	Operating Conditions	
3.2	AC Characteristics	
3.3	Operating Currents	
3.4	Pull-up and Pull-down Characteristics	. 57
4	Package Outline	. 58



Edition 2007-03 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2007. All Rights Reserved.

#### **Legal Disclaimer**

The information given in this Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Under no circumstances may the Qimonda product as referred to in this Data Sheet be used in

- 1. Any applications that are intended for military usage (including but not limited to weaponry), or
- 2. Any applications, devices or systems which are safety critical or serve the purpose of supporting, maintaining, sustaining or protecting human life (such applications, devices and systems collectively referred to as "Critical Systems"), if
  - a) A failure of the Qimonda product can reasonable be expected to directly or indirectly -
    - (i) Have a detrimental effect on such Critical Systems in terms of reliability, effectiveness or safety; or
    - (ii) Cause the failure of such Critical Systems; or
  - b) A failure or malfunction of such Critical Systems can reasonably be expected to directly or indirectly -
    - (i) Endanger the health or the life of the user of such Critical Systems or any other person; or
    - (ii) Otherwise cause material damages (including but not limited to death, bodily injury or significant damages to property, whether tangible or intangible).

www.qimonda.com