

# M27C405

# 4 Mbit (512Kb x 8) OTP EPROM

- 5V ± 10% SUPPLY VOLTAGE in READ OPERATION
- PIN COMPATIBLE with the 4 Mbit, SINGLE VOLTAGE FLASH MEMORY
- FASTACCESS TIME: 70ns
- LOW POWER CONSUMPTION:
- Active Current 30mA at 5MHz
- Standby Current 100µA
- PROGRAMMING VOLTAGE: 12.75V ± 0.25V
- PROGRAMMING TIMES
  - Typical 48sec. (PRESTO II Algorithm)
- Typical 27sec. (On-Board Programming)
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Device Code: B4

Table 1. Signal Names

# DESCRIPTION


The M27C405 is a 4 Mbit EPROM offered in the OTP (one time programmable) range. It is ideally suited for microprocessor systems requiring large programs, in the application where the contents is stable and needs to be programmed only one time and is organised as 524,288 by 8 bits.

The M27C405 is pin compatible with the industry standard 4 Mbit, single voltage Flash memory. It can be considered as a Flash Low Cost solution for production quantities.

The M27C405 is offered in PDIP32, PLCC32 and TSOP32 (8 x 20 mm) packages.

A0-A18	Address Inputs			
Q0-Q7	Data Outputs			
Ē	Chip Enable			
G	Output Enable			
V <sub>PP</sub>	Program Supply			
V <sub>CC</sub>	Supply Voltage			
V <sub>SS</sub>	Ground			

March 1999



# Figure 1. Logic Diagram




Figure 2A. DIP Pin Connections




Figure 2C. TSOP Pin Connections





Figure 2B. LCC Pin Connections



# **DEVICE OPERATION**

The modes of operations of the M27C405 are listed in the Operating Modes table. A single power supply is required in the read mode. All inputs are TTL levels except for  $V_{pp}$  and 12V on A9 for Electronic Signature.

# Read Mode

The M27C405 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{E}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{G}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t<sub>AVQV</sub>) is equal to the delay from  $\overline{E}$  to output (t<sub>ELQV</sub>). Data is available at the output after a delay of t<sub>GLQV</sub> from the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least t<sub>AVQV</sub>-t<sub>GLQV</sub>.

# Standby Mode

The M27C405 has a standby mode which reduces the active current from 30mA to 100 $\mu$ A. The M27C405 is placed in the standby mode by applying a CMOS high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.

Symbol	Parameter	Value	Unit
TA	Ambient Operating Temperature <sup>(3)</sup>	–40 to 125	°C
T <sub>BIAS</sub>	Temperature Under Bias	–50 to 125	°C
T <sub>STG</sub>	Storage Temperature	–65 to 150	°C
V <sub>IO</sub> <sup>(2)</sup>	Input or Output Voltages (except A9)	–2 to 7	V
Vcc	Supply Voltage	–2 to 7	V
V <sub>A9</sub> <sup>(2)</sup>	A9 Voltage	–2 to 13.5	V
Vpp	Program Supply Voltage	–2 to 14	V

 Table 2. Absolute Maximum Ratings<sup>(1)</sup>

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

2. Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V with possible overshoot to V<sub>CC</sub> +2V for a period less than 20ns.

3. Depends on range.

# Table 3. Operating Modes

Mode	Ē	G	A9	V <sub>PP</sub>	Q0 - Q7	
Read	V <sub>IL</sub>	V <sub>IL</sub>	Х	$V_{CC} \text{ or } V_{SS}$	Data Out	
Output Disable	VIL	V <sub>IH</sub>	Х	$V_{CC} \text{ or } V_{SS}$	Hi-Z	
Program	V <sub>IL</sub> Pulse	VIH	Х	V <sub>PP</sub>	Data In	
Verify	V <sub>IH</sub>	VIL	Х	V <sub>PP</sub>	Data Out	
Program Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	Х	V <sub>PP</sub>	Hi-Z	
Standby	VIH	х	Х	Vcc or Vss	Hi-Z	
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>CC</sub>	Codes	

Note:  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5V$ 

### Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	VIH	1	0	1	1	0	1	0	0	B4h

## **Two Line Output Control**

Because OTP EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

a. the lowest possible memory power dissipation,

b. complete assurance that output bus contention will not occur.


For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.




# M27C405

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

# Figure 3. AC Testing Input Output Waveform





# Table 6. Capacitance <sup>(1)</sup> (T<sub>A</sub> = 25 °C, f = 1 MHz )

Symbol	Parameter Test Condition		Min	Max	Unit
CIN	Input Capacitance	$V_{IN} = 0V$		6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.



Symbol	Parameter	Test Condition	Min	Max	Unit
Iμ	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±10	μA
I <sub>LO</sub>	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±10	μΑ
I <sub>CC</sub>	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
I <sub>CC1</sub>	Supply Current (Standby) TTL	Ē = V <sub>IH</sub>		1	mA
I <sub>CC2</sub>	Supply Current (Standby) CMOS	$\overline{E}$ > V <sub>CC</sub> - 0.2V		100	μΑ
I <sub>PP</sub>	Program Current	$V_{PP} = V_{CC}$		10	μΑ
VIL	Input Low Voltage		-0.3	0.8	V
$V_{IH}$ $^{(2)}$	Input High Voltage		2	V <sub>CC</sub> + 1	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>он</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
* OH	Output High Voltage CMOS	I <sub>OH</sub> = −100μA	V <sub>CC</sub> - 0.7V		V

Table 7. Read Mode DC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C;  $V_{CC}$  = 5V ± 10%;  $V_{PP}$  =  $V_{CC}$ )

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Maximum DC voltage on Output is V<sub>CC</sub> +0.5V.

Table 8A. Read Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C;  $V_{CC}$  = 5V ± 10%;  $V_{PP}$  =  $V_{CC}$ )

						M270	C405			
Symbol	Alt	Parameter	Test Condition	-70	) <sup>(3)</sup>	(3) -80		-9	90	Unit
				Min	Мах	Min	Мах	Min	Max	
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid	$\overline{E}=V_{IL},\overline{G}=V_{IL}$		70		80		90	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		70		80		90	ns
tGLQV	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		35		40		40	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	30	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	30	0	30	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	$\overline{E}=V_{IL},\overline{G}=V_{IL}$	0		0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
2. Sampled only, not 100% tested.
3. In case of 70ns speed see High Speed AC Measurement conditions.

						M270	C405			
Symbol	Alt	Parameter	Test Condition	-1	-100 -120		-1	50	Unit	
				Min	Max	Min	Мах	Min	Max	
tavqv	tacc	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100		120		150	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		100		120		150	ns
tGLQV	t <sub>OE</sub>	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		50		60		60	ns
t <sub>EHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\overline{E} = V_{IL}$	0	30	0	40	0	50	ns
t <sub>AXQX</sub>	t <sub>OH</sub>	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	0		0		0		ns

Table 8B. Read Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 0 to 70 °C or -40 to 85 °C; V<sub>CC</sub> = 5V  $\pm$  10%; V<sub>PP</sub> = V<sub>CC</sub>)

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 9.	Programming Mode DC Characteristics <sup>(1)</sup>	
----------	--	--

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}$		±10	μΑ
I <sub>CC</sub>	Supply Current			50	mA
IPP	Program Current	$\overline{E} = V_{IL}$		50	mA
V <sub>IL</sub>	Input Low Voltage		-0.3	0.8	V
VIH	Input High Voltage		2	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	$I_{OL} = 2.1 \text{mA}$		0.4	V
V <sub>OH</sub>	Output High Voltage TTL	I <sub>OH</sub> = -400μA	2.4		V
V <sub>ID</sub>	A9 Voltage		11.5	12.5	V

 $(T_A = 25 \circ C \cdot V_{CC} = 6.25 V + 0.25 V \cdot V_{PP} = 12.75 V + 0.25 V)$ 

Note: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

Table 10. Programming Mode AC Characteristics <sup>(1)</sup> (T<sub>A</sub> = 25 °C; V<sub>CC</sub> =  $6.25V \pm 0.25V$ ; V<sub>PP</sub> =  $12.75V \pm 0.25V$ )

Symbol	Alt	Parameter Test Condition		Min	Max	Unit
t <sub>AVEL</sub>	t <sub>AS</sub>	Address Valid to Chip Enable Low		2		μs
t <sub>QVEL</sub>	t <sub>DS</sub>	Input Valid to Chip Enable Low		2		μs
t <sub>VPHEL</sub>	t <sub>VPS</sub>	V <sub>PP</sub> High to Chip Enable Low		2		μs
t <sub>VCHEL</sub>	t <sub>VCS</sub>	V <sub>CC</sub> High to Chip Enable Low		2		μs
t <sub>ELEH</sub>	t <sub>PW</sub>	Chip Enable Program Pulse Width		95	105	μs
t <sub>EHQX</sub>	t <sub>DH</sub>	Chip Enable High to Input Transition		2		μs
t <sub>QXGL</sub>	t <sub>OES</sub>	Input Transition to Output Enable Low		2		μs
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable Low to Output Valid			100	ns
t <sub>GHQZ</sub>	t <sub>DFP</sub>	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	t <sub>AH</sub>	Output Enable High to Address Transition		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.



# M27C405




Figure 6. Programming and Verify Modes AC Waveforms

### System Considerations

The power switching characteristics of Advanced CMOS OTP EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output.


The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a  $0.1\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a

 $4.7\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

# Programming

When delivered, all bits of the M27C405 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The M27C405 is in the programming mode when V<sub>PP</sub> input is at 12.75V,  $\overline{G}$  is at V<sub>IH</sub> and  $\overline{E}$  is pulsed to V<sub>IL</sub>. The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V<sub>CC</sub> is specified to be 6.25V ± 0.25V.

57



# Figure 7. Programming Flowchart


# **PRESTO II Programming Algorithm**

PRESTO II Programming Algorithm allows the whole array to be programmed with a guaranteed margin, in a typical time of 52.5 seconds. Programming with PRESTO II consists of applying a sequence of 100µs program pulses to each byte until a correct verify occurs (see Figure 7). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

## **Program Inhibit**

Programming of multiple M27C405s in parallel with different data is also easily accomplished. Except for  $\overline{E}$ , all like inputs including  $\overline{G}$  of the parallel M27C405 may be common. A TTL low level pulse applied to a M27C405's  $\overline{E}$  input, with VPP at 12.75V, will program that M27C405. A high level  $\overline{E}$  input inhibits the other M27C405s from being programmed.





# **Program Verify**

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $\overline{G}$  at V<sub>IL</sub>,  $\overline{E}$  at V<sub>IH</sub>, V<sub>PP</sub> at 12.75V and V<sub>CC</sub> at 6.25V.

## **On-Board Programming**

Programming the M27C405 may be performed directly in the application circuit, however this requires modification to the PRESTO II Algorithm (see Figure 8). For in-circuit programming V<sub>CC</sub> is determined by the user and normally is compatible with other components using the same supply voltage. It is recommended that the maximum value of V<sub>CC</sub> which remains compatible with the circuit is used.

Typically V<sub>CC</sub>=5.5V for programming systems using V<sub>CC</sub>=5V is recommended. The value of V<sub>CC</sub> does not affect the programming, it gives a higher test capability in VERIFY mode.

V<sub>PP</sub> must be kept at 12.75 volts to maintain and enable the programming.

### Warning: compatibility with FLASH Memory

Compatibility issues may arise when replacing the compatible Single Supply 4 Megabit FLASH Memory (the M29F040) by the M27C405.

The VPP pin of the M27C405 corresponds to the "W" pin of the M29F040. The M27C405 VPP pin can withstand voltages up to 12.75V, while the "W" pin of the M29F040 is a normal control signal input and may be damaged if a high voltage is applied; special precautions must be taken when programming in-circuit.

However if an already programmed M27C405 is used, this can be directly put in place of the FLASH Memoryas the V<sub>PP</sub> input, when not in programming mode, is set to V<sub>CC</sub> or Vss.


**Changes to PRESTO II.** The duration of the programming pulse is reduced to  $20\mu$ s, making the programming time of the M27C405 comparable with the counterpart FLASH Memory.

# **Electronic Signature**

The Electronic Signature (ES) mode allows the reading out of a binary code from an OTP EPROM that will identify its manufacturer and type. this mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the  $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27C405. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C405 with  $V_{PP}=V_{CC}=5V$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during Electronic Signature mode. Byte 0 (A0=VIL) represents the manufacturer code and byte 1 (A0=VIH) the device identifier code. For the STMicroelectronics M27C405, these two identifier bytes are given in Table 4 and can be read-out on outputs Q0 to Q7.



# **ORDERING INFORMATION SCHEME**




Note: 1. High Speed, see AC Characteristics section for further information.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.



Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Max	
А		-	5.08		_	0.200	
A1		0.38	-		0.015	-	
A2		3.56	4.06		0.140	0.160	
В		0.38	0.51		0.015	0.020	
B1	1.52	-	-	0.060	-	-	
С		0.20	0.30		0.008	0.012	
D		41.78	42.04		1.645	1.655	
D2	38.10	-	-	1.500	_	-	
E	15.24	-	-	0.600	_	-	
E1		13.59	13.84		0.535	0.545	
e1	2.54	-	-	0.100	-	-	
eA	15.24	-		0.600	-	-	
eB		15.24	17.–78		0.600	0.700	
L		3.18	3.43		0.125	0.135	
S		1.78	2.03		0.070	0.080	
α		0°	10°		0°	10°	








57

Symb		mm		inches			
	Тур	Min	Max	Тур	Min	Мах	
А		2.54	3.56		0.100	0.140	
A1		1.52	2.41		0.060	0.095	
A2		-	0.38		-	0.015	
В		0.33	0.53		0.013	0.021	
B1		0.66	0.81		0.026	0.032	
D		12.32	12.57		0.485	0.495	
D1		11.35	11.56		0.447	0.455	
D2		9.91	10.92		0.390	0.430	
E		14.86	15.11		0.585	0.595	
E1		13.89	14.10		0.547	0.555	
E2		12.45	13.46		0.490	0.530	
е	1.27	-	-	0.050	-	-	
F		0.00	0.25		0.000	0.010	
R	0.89	-	-	0.035	-	-	
Ν		32			32		
Nd		7			7		
Ne		9			9		
CP			0.10			0.004	


PLCC32 - 32 lead Plastic Leaded Chip Carrier, rectangular






Symb	mm			inches			
Cynno	Тур	Min	Max	Тур	Min	Мах	
А			1.20			0.047	
A1		0.05	0.15		0.002	0.007	
A2		0.95	1.05		0.037	0.041	
В		0.15	0.27		0.006	0.011	
С		0.10	0.21		0.004	0.008	
D		19.80	20.20		0.780	0.795	
D1		18.30	18.50		0.720	0.728	
E		7.90	8.10		0.311	0.319	
е	0.50	-	-	0.020	-	-	
L		0.50	0.70		0.020	0.028	
α		0°	5°		0°	5°	
Ν		32			32		
N CP		32	0.10		32	0	









Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

> The ST logo is a registered trademark of STMicroelectronics © 1999 STMicroelectronics - All Rights Reserved

> > STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malaysia - Mexico - Morocco - The Netherlands -Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

