



M36W0R5020T0 M36W0R5020B0

32 Mbit (2Mb x16, Multiple Bank, Burst) Flash Memory and 4 Mbit SRAM, 1.8V Supply Multi-Chip Package


FEATURES SUMMARY

- MULTI-CHIP PACKAGE
 - 1 die of 32 Mbit (2Mb x 16) Flash Memory
 - 1 die of 4 Mbit (256Kb x16) SRAM
- SUPPLY VOLTAGE
 - $V_{DDF} = V_{DDQ} = V_{DDS} = 1.7$ to 1.95V
- LOW POWER CONSUMPTION
- ELECTRONIC SIGNATURE
 - Manufacturer Code: 20h
 - Device Code (Top Flash Configuration): 8814h
 - Device Code (Bottom Flash Configuration): 8815h
- PACKAGE
 - Compliant with Lead-Free Soldering Processes
 - Lead-Free Versions

FLASH MEMORY

- PROGRAMMING TIME
 - 8 μ s by Word typical for Fast Factory Program
 - Double/Quadruple Word Program option
 - Enhanced Factory Program options
- MEMORY BLOCKS
 - Multiple Bank Memory Array: 4 Mbit Banks
 - Parameter Blocks (Top or Bottom location)
- SYNCHRONOUS / ASYNCHRONOUS READ
 - Synchronous Burst Read mode: 66MHz
 - Asynchronous/ Synchronous Page Read mode
 - Random Access: 70ns
- DUAL OPERATIONS
 - Program Erase in one Bank while Read in others
 - No delay between Read and Write operations

Figure 1. Package



- BLOCK LOCKING
 - All blocks locked at Power-up
 - Any combination of blocks can be locked
 - \overline{WP}_F for Block Lock-Down
- SECURITY
 - 128-bit user programmable OTP cells
 - 64-bit unique device number
- COMMON FLASH INTERFACE (CFI)
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- SRAM
 - ACCESS TIME: 70ns
 - LOW V_{DDS} DATA RETENTION: 1.0V
 - POWER DOWN FEATURES USING TWO CHIP ENABLE INPUTS

TABLE OF CONTENTS

FEATURES SUMMARY 1

FLASH MEMORY 1

 Figure 1. Package. 1

SRAM 1

SUMMARY DESCRIPTION 4

 Figure 2. Logic Diagram 4

 Table 1. Signal Names 4

 Figure 3. TFBGA Connections (Top view through package) 5

SIGNAL DESCRIPTIONS 6

 Address Inputs (A0-A20). 6

 Data Input/Output (DQ0-DQ15). 6

 Flash Chip Enable (\overline{E}_F)..... 6

 Flash Output Enable (\overline{G}_F)..... 6

 Flash Write Enable (\overline{W}_F)..... 6

 Flash Write Protect (WP_F). 6

 Flash Reset (\overline{RP}_F). 6

 Flash Latch Enable (\overline{L}_F). 6

 Flash Clock (K_F). 6

 Flash Wait (WAIT_F)..... 6

 SRAM Chip Enable inputs (\overline{E}_{1S} , E_{2S}). 6

 SRAM Write Enable (\overline{W}_S)..... 6

 SRAM Output Enable (\overline{G}_S). 6

 SRAM Upper Byte Enable (\overline{UB}_S). 6

 SRAM Lower Byte Enable (\overline{LB}_S). 7

 V_{DDF} Supply Voltage 7

 V_{DDS} Supply Voltage. 7

 V_{DDQ} Supply Voltage. 7

 V_{PPF} Program Supply Voltage. 7

 V_{SS} Ground..... 7

FUNCTIONAL DESCRIPTION 8

 Figure 4. Functional Block Diagram 8

 Table 2. Main Operating modes 9

FLASH MEMORY COMPONENT 10

SRAM COMPONENT 10

 Figure 5. SRAM Block Diagram 10

SRAM OPERATIONS 11

 Read 11

Write	11
Standby/Power-Down	11
Data Retention	11
Output Disable	11
MAXIMUM RATING	12
Table 3. Absolute Maximum Ratings	12
DC AND AC PARAMETERS	13
Table 4. Operating and AC Measurement Conditions	13
Figure 6. AC Measurement I/O Waveform	13
Figure 7. AC Measurement Load Circuit	13
Table 5. Device Capacitance	13
Table 6. Flash Memory DC Characteristics - Currents	14
Table 7. Flash Memory DC Characteristics - Voltages	15
Table 8. SRAM DC Characteristics	15
Figure 8. SRAM Read Mode AC Waveforms, Address Controlled with $\overline{UB}_S = \overline{LB}_S = V_{IL}$	16
Figure 9. SRAM Read AC Waveforms, \overline{GS} Controlled	16
Figure 10. SRAM Standby AC Waveforms	16
Table 9. SRAM Read AC Characteristics	17
Figure 11. SRAM Write AC Waveforms, $\overline{E1}_S$ or $E2_S$ Controlled	18
Figure 12. SRAM Write AC Waveforms, \overline{WS} Controlled, \overline{GS} High during Write	19
Figure 13. SRAM Write AC Waveforms, \overline{WS} Controlled with \overline{GS} Low	20
Figure 14. SRAM Write AC Waveform, \overline{UB}_S and \overline{LB}_S Controlled \overline{GS} Low	20
Table 10. SRAM Write AC Characteristics	21
Figure 15. SRAM Low V_{DDS} Data Retention AC Waveforms, $\overline{E1}_S$ or $\overline{UB}_S / \overline{LB}_S$ Controlled	22
Figure 16. SRAM Low V_{DDS} Data Retention AC Waveforms, $\overline{E2}_S$ Controlled	22
Table 11. SRAM Low V_{DDS} Data Retention Characteristic	22
PACKAGE MECHANICAL	23
Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline ..	23
Table 12. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Mechanical Data ..	23
PART NUMBERING	24
Table 13. Ordering Information Scheme	24
REVISION HISTORY	25
Table 14. Document Revision History	25

SUMMARY DESCRIPTION

The M36W0R5020T0 and M36W0R5020B0 combine two memory devices in a Multi-Chip Package:

- a 32-Mbit, Multiple Bank Flash memory, the M58WR032FT/B
- and a 4-Mbit SRAM.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The memory is offered in a Stacked TFBGA88 (8 x 10mm, 8x10 ball array, 0.8mm pitch) package.

In addition to the standard version, the package is also available in Lead-free version, in compliance with JEDEC Std J-STD-020B, the ST ECOPACK 7191395 Specification, and the RoHS (Restriction of Hazardous Substances) directive. All packages are compliant with Lead-free soldering processes. The memory supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram





Table 1. Signal Names

A0-A20 ⁽¹⁾	Address Inputs
DQ0-DQ15	Common Data Input/Output
VDDF	Flash Memory Power Supply
VDDQ	Common Flash and SRAM Power Supply for I/O Buffers
VPPF	Common Flash Optional Supply Voltage for Fast Program and Erase
VSS	Ground
VDDS	SRAM Power Supply
NC	Not Connected Internally
DU	Do Not Use as Internally Connected
Flash Memory	
\bar{L}_F	Latch Enable input
\bar{E}_F	Chip Enable input
\bar{G}_F	Output Enable input
\bar{W}_F	Write Enable input
$\bar{R}_P F$	Reset input
$\bar{W}_P F$	Write Protect input
K_F	Burst Clock
$WAIT_F$	Wait Data in Burst Mode
SRAM	
$\bar{E}1_S, E2_S$	Chip Enable input
\bar{G}_S	Output Enable input
\bar{W}_S	Write Enable input
$\bar{U}B_S$	Upper Byte Enable input
$\bar{L}B_S$	Lower Byte Enable input

Note: 1. A20-A18 are address inputs for the Flash memory component only.

Figure 3. TFBGA Connections (Top view through package)



A108755

SIGNAL DESCRIPTIONS

See [Figure 2., Logic Diagram](#) and [Table 1., Signal Names](#), for a brief overview of the signals connected to this device.

Address Inputs (A0-A20). Addresses A0-A17 are common inputs for the Flash memory and SRAM components. The other lines (A18-A20) are inputs for the Flash memory component only.

The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable signal (\overline{E}_F) and through the Write Enable (\overline{W}_F) signal, while the SRAM is accessed through two Chip Enable signals (\overline{E}_{1S} and E_{2S}) and the Write Enable signal (\overline{W}_S).

Data Input/Output (DQ0-DQ15). The Data I/O output the data stored at the selected address during a Bus Read operation or input a command or the data to be programmed during a Write Bus operation.

Flash Chip Enable (\overline{E}_F). The Chip Enable input activates the Flash memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is Low, V_{IL} , and Reset is High, V_{IH} , the device is in active mode. When Chip Enable is at V_{IH} the Flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

It is not allowed to set \overline{E}_F at V_{IL} , \overline{E}_{1S} at V_{IL} and E_{2S} at V_{IH} at the same time.

Flash Output Enable (\overline{G}_F). The Output Enable pin controls data outputs during Flash memory Bus Read operations.

Flash Write Enable (\overline{W}_F). The Write Enable input controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable whichever occurs first.

Flash Write Protect (\overline{WP}_F). Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low, V_{IL} , Lock-Down is enabled and the protection status of the Locked-Down blocks cannot be changed. When Write Protect is at High, V_{IH} , Lock-Down is disabled and the Locked-Down blocks can be locked or unlocked. (Refer to Lock Status Table in M58WR032FT/B datasheet).

Flash Reset (\overline{RP}_F). The Reset input provides a hardware reset of the memory. When Reset is at V_{IL} , the memory is in Reset mode: the outputs are high impedance and the current consumption is reduced to the Reset Supply Current I_{DD2} . Refer to [Table 6., Flash Memory DC Characteristics - Cur-](#)

[rents](#), for the value of I_{DD2} . After Reset all blocks are in the Locked state and the Configuration Register is reset. When Reset is at V_{IH} , the device is in normal operation. Exiting Reset mode the device enters Asynchronous Read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3V logic without any additional circuitry. It can be tied to V_{RP_H} (refer to [Table 7., Flash Memory DC Characteristics - Voltages](#)).

Flash Latch Enable (\overline{L}_F). Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low, V_{IL} , and it is inhibited when Latch Enable is High, V_{IH} . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

Flash Clock (K_F). The Clock input synchronizes the Flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at V_{IL} . Clock is don't care during Asynchronous Read and in write operations.

Flash Wait (\overline{WAIT}_F). WAIT is a Flash memory output signal used during Synchronous Read to indicate whether the data on the output bus are valid. This output is high impedance when the Flash memory Chip Enable is at V_{IH} or Reset is at V_{IL} . It can be configured to be active during the wait cycle or one clock cycle in advance. The \overline{WAIT}_F signal is not gated by Output Enable.

SRAM Chip Enable inputs (\overline{E}_{1S} , E_{2S}). The Chip Enable inputs activate the SRAM memory control logic, input buffers and decoders. E_{1S} at V_{IH} with E_{2S} at V_{IH} deselects the memory, reducing the power consumption to the standby level, whereas E_{2S} at V_{IL} deselects the memory and reduces the power consumption to the Power-down level, regardless of the level of \overline{E}_{1S} . \overline{E}_{1S} and E_{2S} can also be used to control writing to the SRAM memory array, while \overline{W}_S remains at V_{IL} . It is not allowed to set \overline{E}_F at V_{IL} , \overline{E}_{1S} at V_{IL} and E_{2S} at V_{IH} at the same time.

SRAM Write Enable (\overline{W}_S). The Write Enable input controls writing to the SRAM memory array. \overline{W}_S is active low.

SRAM Output Enable (\overline{G}_S). The Output Enable gates the outputs through the data buffers during a Read operation of the SRAM memory. \overline{G}_S is active low.

SRAM Upper Byte Enable (\overline{UB}_S). The Upper Byte Enable input enables the upper byte for SRAM (DQ8-DQ15). \overline{UB}_S is active low.

SRAM Lower Byte Enable ($\overline{\text{LB}}_S$). The Lower Byte Enable input enables the lower byte for SRAM (DQ0-DQ7). $\overline{\text{LB}}_S$ is active low.

V_{DDF} Supply Voltage. V_{DDF} provides the power supply to the internal core of the Flash memory component. It is the main power supply for all Flash memory operations (Read, Program and Erase).

V_{DDS} Supply Voltage. V_{DDS} provides the power supply to the internal core of the SRAM device. It is the main power supply for all SRAM operations.

V_{DDQ} Supply Voltage. V_{DDQ} provides the power supply for the Flash memory and SRAM I/O pins. This allows all Outputs to be powered independently of the Flash memory and SRAM core power supplies: V_{DDF} and V_{DDS}, respectively.

V_{PPF} Program Supply Voltage. V_{PPF} is a Flash memory power supply pin. The Supply Voltage V_{DDF} and the Program Supply Voltage V_{PP} can be applied in any order. The pin can also be used as a control input for the Flash memory.

The two functions are selected by the voltage range applied to the pin. If V_{PPF} is kept in a low voltage range (0V to V_{DDQ}) V_{PPF} is seen as a control input. In this case a voltage lower than V_{PPLK}

gives an absolute protection against program or erase, while V_{PPF} > V_{PP1} enables these functions (see Tables 6 and 7, DC Characteristics for the relevant values). V_{PPF} is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If V_{PPF} is in the range of V_{PPH} it acts as a power supply pin. In this condition V_{PPF} must be stable until the Program/Erase algorithm is completed.

V_{SS} Ground. V_{SS} is the common ground reference for all voltage measurements in the Flash memory (core and I/O Buffers) and SRAM components.

Note: Each Flash memory device in a system should have its supply voltage (V_{DDF}) and the program supply voltage V_{PPF} decoupled with a 0.1µF ceramic capacitor close to the pin (high frequency, inherently low inductance capacitors should be as close as possible to the package). See Figure 7., AC Measurement Load Circuit. The PCB track widths should be sufficient to carry the required V_{PPF} program and erase currents.

FUNCTIONAL DESCRIPTION

The Flash memory and SRAM components have separate power supplies but share the same grounds. They are distinguished by three Chip Enable inputs: \overline{E}_F for the Flash memory and \overline{E}_{1S} and E_{2S} for the SRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The

most common example is simultaneous read operations on the Flash memory and SRAM components which would result in a data bus contention. Therefore it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 4. Functional Block Diagram




Table 2. Main Operating modes

Operation	\overline{E}_F	\overline{G}_F	\overline{W}_F	\overline{L}_F	\overline{RPF}	WAIT _F ⁽⁴⁾	$\overline{E1s}$	$\overline{E2s}$	$\overline{G}s$	$\overline{W}s$	$\overline{UB}s$	$\overline{LB}s$	DQ15-DQ0
Flash Read	V _{IL}	V _{IL}	V _{IH}	V _{IL} ⁽²⁾	V _{IH}		SRAM must be disabled						Flash Data Out
Flash Write	V _{IL}	V _{IH}	V _{IL}	V _{IL} ⁽²⁾	V _{IH}								Flash Data In
Flash Address Latch	V _{IL}	X	V _{IH}	V _{IL}	V _{IH}								Flash Data Out or Hi-Z ⁽³⁾
Flash Output Disable	V _{IL}	V _{IH}	V _{IH}	X	V _{IH}		Any SRAM mode is allowed						Flash Hi-Z
Flash Standby	V _{IH}	X	X	X	V _{IH}	Hi-Z							Flash Hi-Z
Flash Reset	X	X	X	X	V _{IL}	Hi-Z							Flash Hi-Z
SRAM Read	Flash Memory must be disabled						V _{IL}	V _{IH}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	SRAM data out
SRAM Write							V _{IL}	V _{IH}	X	V _{IL}	V _{IL}	V _{IL}	SRAM data in
Output Disable	Any Flash mode is allowed.						V _{IL}	V _{IH}	V _{IH}	V _{IH}	V _{IL}	V _{IL}	SRAM Hi-Z
SRAM Standby							V _{IH}	X	X	X	X	X	SRAM Hi-Z
							X	V _{IL}	X	X	X	X	SRAM Hi-Z

- Note: 1. X = Don't care.
2. \overline{L}_F can be tied to V_{IH} if the valid address has been previously latched.
3. Depends on \overline{G}_F .
4. WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR032FT/B datasheet for details.

FLASH MEMORY COMPONENT

The M36W0R5020T0 and M36W0R5020B0 contain a 32 Mbit Flash memory. For detailed information on how to use it, see the M58WR032FT/B


datasheet which is available from your local STMicroelectronics distributor.

SRAM COMPONENT

The M36W0R5020T0 and M36W0R5020B0 contain a 4 Mbit SRAM. See [Figure 5.](#), [SRAM Block Diagram](#) in conjunction with the [SRAM OPERA-](#)

[TIONS](#) section, [Table 2.](#), [Main Operating modes](#) and the SRAM AC Waveforms and Characteristics for details.

Figure 5. SRAM Block Diagram



SRAM OPERATIONS

There are five standard operations that control the device. These are Read, Write, Standby/Power-down, Data Retention and Output Disable.

Read. Read operations are used to output the contents of the SRAM Array.

The device is in Byte Read mode whenever Write Enable, \overline{W}_S , is at V_{IH} , Output Enable, \overline{G}_S , is at V_{IL} , Chip Enable, $E1_S$, is at V_{IL} , Chip Enable, $E2_S$, is at V_{IH} , and \overline{UB}_S or \overline{LB}_S is at V_{IL} .

The device is in Word Read mode whenever Write Enable, \overline{W}_S , is at V_{IH} , Output Enable, \overline{G}_S , is at V_{IL} , Byte Enable inputs \overline{UB}_S and \overline{LB}_S are both at V_{IL} and the two Chip Enable inputs, $E1_S$, and $E2_S$ are Don't Care.

The Read and Standby AC Waveforms are shown in Figures 9 and 10, respectively and the parameters are given in Table 9., [SRAM Read AC Characteristics](#).

Write. Write operations are used to write data to the SRAM. The device is in Write mode whenever \overline{W}_S , $E1_S$ and \overline{UB}_S and/or \overline{LB}_S are at V_{IL} , and $E2_S$ is at V_{IH} . All these signals must be asserted to initiate a Write cycle. The data is latched on the falling edge of $E1_S$, the rising edge of $E2_S$, the falling edge of \overline{W}_S , or the falling edge of \overline{UB}_S and/or \overline{LB}_S , whichever occurs last. The Write cycle will terminate on the rising edge of $E1_S$, the rising edge of \overline{W}_S , the rising edge of \overline{UB}_S and/or \overline{LB}_S , or the falling edge of $E2_S$, whichever occurs first. The tim-

ings are referenced to the signal that terminates the Write cycle.

The outputs are disabled during Write cycles (whenever $E1_S$, at V_{IL} , $E2_S$ at V_{IH} , and \overline{W}_S at V_{IL}). The Write AC Waveforms are shown in Figures 11, 12, 13 and 14, while Table 10. gives the Write AC Characteristics.

Standby/Power-Down. The device automatically enters the Standby/Power-Down mode when $DQ0$ - $DQ15$ are not toggling, reducing the power consumption to the Standby level, I_{SB} .

The device is also in Standby/Power-Down mode whenever $E1_S$ is at V_{IH} , $E2_S$ is at V_{IL} or both \overline{UB}_S and \overline{LB}_S are at V_{IH} . The outputs then become high impedance.

The Standby AC Waveforms are shown in Figure 10. See Table 9., [SRAM Read AC Characteristics](#), for timings.

Data Retention. The data retention mode is entered t_{CDR} after de-asserting $E1_S$, $E2_S$ or \overline{UB}_S and \overline{LB}_S . The data retention performance as V_{DD} goes down to V_{DR} is described in Table 11., Figures 15 and 16, [SRAM Low \$V_{DD}\$ Data Retention AC Waveforms, \$E1_S\$ or \$\overline{UB}_S\$ / \$\overline{LB}_S\$ Controlled](#) and [SRAM Low \$V_{DD}\$ Data Retention AC Waveforms, \$E2_S\$ Controlled](#), respectively.

Output Disable. The device is in the Output Disable mode whenever \overline{G}_S , is at V_{IH} . In this mode, $DQ0$ - $DQ15$ are high impedance.

MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value		Unit
		Min	Max	
T _A	Ambient Operating Temperature	-40	85	°C
T _{BIAS}	Temperature Under Bias	-40	125	°C
T _{STG}	Storage Temperature	-65	155	°C
T _{LEAD}	Lead Temperature During Soldering		(1)	°C
V _{IO}	Input or Output Voltage	-0.5	V _{DDQ} +0.6	V
V _{DDF}	Flash Memory Core Supply Voltage	-0.2	2.45	V
V _{DDQ}	Input/Output Supply Voltage	-0.2	2.45	V
V _{DDS}	SRAM Supply Voltage	-0.2	2.4	V
V _{PPF}	Flash Memory Program Voltage	-0.2	14	V
I _O	Output Short Circuit Current		100	mA
t _{VPPFH}	Time for V _{PPF} at V _{PPFH}		100	hours

Note: 1. Compliant with the JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK ® 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU.

DC AND AC PARAMETERS

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in [Table 4., Operating and AC Measurement Conditions](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 4. Operating and AC Measurement Conditions

Parameter	Flash Memory		SRAM		Unit
	Min	Max	Min	Max	
V _{DDF} Supply Voltage	1.7	1.95	–	–	V
V _{DDS} Supply Voltage	–	–	1.7	1.95	V
V _{DDQ} Supply Voltage	1.7	1.95	–	–	V
V _{PPF} Supply Voltage (Factory environment)	11.4	12.6	–	–	V
V _{PPF} Supply Voltage (Application environment)	–0.4	V _{DDQ} + 0.4	–	–	V
Ambient Operating Temperature	–40	85	–40	85	°C
Load Capacitance (C _L)	30		30		pF
Output Circuit Resistors (R ₁ , R ₂)	16.7		16.7		kΩ
Input Rise and Fall Times		5		1	ns
Input Pulse Voltages	0 to V _{DDQ}		0 to V _{DDS}		V
Input and Output Timing Ref. Voltages	V _{DDQ} /2		V _{DDS} /2		V

Figure 6. AC Measurement I/O Waveform




Figure 7. AC Measurement Load Circuit




Table 5. Device Capacitance

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		12	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		15	pF

Note: Sampled only, not 100% tested.

Table 6. Flash Memory DC Characteristics - Currents

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I _{LI}	Input Leakage Current	$0V \leq V_{IN} \leq V_{DDQ}$			±1	µA
I _{LO}	Output Leakage Current	$0V \leq V_{OUT} \leq V_{DDQ}$			±1	µA
I _{DD1}	Supply Current Asynchronous Read (f=6MHz)	$\bar{E}_F = V_{IL}, \bar{G}_F = V_{IH}$		3	6	mA
		4 Word		7	16	mA
	Supply Current Synchronous Read (f=54MHz)	8 Word		10	18	mA
		16 Word		12	22	mA
		Continuous		13	25	mA
	Supply Current Synchronous Read (f=66MHz)	4 Word		8	17	mA
		8 Word		11	20	mA
		16 Word		14	25	mA
		Continuous		16	30	mA
	I _{DD2}	Supply Current (Reset)	$\bar{R}\bar{P}_F = V_{SS} \pm 0.2V$		10	50
I _{DD3}	Supply Current (Standby)	$\bar{E}_F = V_{DDF} \pm 0.2V$		10	50	µA
I _{DD4}	Supply Current (Automatic Standby)	$\bar{E}_F = V_{IL}, \bar{G}_F = V_{IH}$		10	50	µA
I _{DD5} ⁽¹⁾	Supply Current (Program)	$V_{PPF} = V_{PPH}$		8	15	mA
		$V_{PPF} = V_{DDF}$		10	20	mA
	Supply Current (Erase)	$V_{PPF} = V_{PPH}$		8	15	mA
		$V_{PPF} = V_{DDF}$		10	20	mA
I _{DD6} ^(1,2)	Supply Current (Dual Operations)	Program/Erase in one Bank, Asynchronous Read in another Bank		13	26	mA
		Program/Erase in one Bank, Synchronous Read in another Bank		23	45	mA
I _{DD7} ⁽¹⁾	Supply Current Program/ Erase Suspended (Standby)	$\bar{E}_F = V_{DDF} \pm 0.2V$		10	50	µA
I _{PP1} ⁽¹⁾	V _{PPF} Supply Current (Program)	$V_{PPF} = V_{PPH}$		2	5	mA
		$V_{PPF} = V_{DDF}$		0.2	5	µA
	V _{PPF} Supply Current (Erase)	$V_{PPF} = V_{PPH}$		2	5	mA
		$V_{PPF} = V_{DDF}$		0.2	5	µA
I _{PP2}	V _{PPF} Supply Current (Read)	$V_{PPF} \leq V_{DDF}$		0.2	5	µA
I _{PP3} ⁽¹⁾	V _{PPF} Supply Current (Standby)	$V_{PPF} \leq V_{DDF}$		0.2	5	µA

Note: 1. Sampled only, not 100% tested.

2. V_{DDF} Dual Operation current is the sum of read and program or erase currents.

Table 7. Flash Memory DC Characteristics - Voltages


Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
V _{IL}	Input Low Voltage		-0.5		0.4	V
V _{IH}	Input High Voltage		V _{DDQ} - 0.4		V _{DDQ} + 0.4	V
V _{OL}	Output Low Voltage	I _{OL} = 100µA			0.1	V
V _{OH}	Output High Voltage	I _{OH} = -100µA	V _{DDQ} - 0.1			V
V _{PP1}	V _{PPF} Program Voltage-Logic	Program, Erase	1.1	1.8	3.3	V
V _{PPH}	V _{PPF} Program Voltage Factory	Program, Erase	11.4	12	12.6	V
V _{PPLK}	Program or Erase Lockout				0.4	V
V _{LKO}	V _{DDF} Lock Voltage		1			V
V _{RPH}	\overline{RPF} pin Extended High Voltage				3.3	V

Table 8. SRAM DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{DD}		±1	µA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{DD} , Output disabled		±1	µA
I _{DD}	V _{DD} Standby Current	$\overline{E1}_S \geq V_{DD} - 0.2V$ or $E2_S \leq 0.2V$ V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ 0.2V f = f _{max} (Address and Data inputs only) f = 0 (\overline{G}_S , \overline{W}_S , \overline{UB}_S and \overline{LB}_S)		10	µA
		$\overline{E1}_S \geq V_{DD} - 0.2V$ or $E2_S \leq 0.2V$ V _{IN} ≥ V _{DD} - 0.2V or V _{IN} ≤ 0.2V f = 0, V _{DD} (max)		10	µA
I _{DD}	Supply Current	f = f _{max} = 1/t _{AVAV} , CMOS levels V _{DD} = V _{DD} (max)		6	mA
		I _{OUT} = 0 mA, f = 1MHz, CMOS levels		3	mA
V _{IL}	Input Low Voltage		-0.2	0.4	V
V _{IH}	Input High Voltage		1.4	V _{DD} +0.2	V
V _{OL}	Output Low Voltage	I _{OL} = 0.1mA, V _{DSD} = 1.65V		0.2	V
V _{OH}	Output High Voltage	I _{OH} = -0.1mA, V _{DD} = 1.65V	1.4		V


M36W0R5020T0, M36W0R5020B0

Figure 8. SRAM Read Mode AC Waveforms, Address Controlled with $\overline{UB}_S = \overline{LB}_S = V_{IL}$



Note: $\overline{E1}_S = \text{Low}$, $E2_S = \text{High}$, $\overline{G}_S = \text{Low}$, $\overline{W}_S = \text{High}$.

Figure 9. SRAM Read AC Waveforms, \overline{G}_S Controlled



Note: 1. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

2. Write Enable (W_S) = High. Address Valid prior to or at the same time as $\overline{E1}_S$ and $\overline{UB}_S, \overline{LB}_S$ go Low and $E2_S$ goes High.

Figure 10. SRAM Standby AC Waveforms





Table 9. SRAM Read AC Characteristics

Symbol	Alt	Parameter	M36W0R5020T0, M36W0R5020B0		Unit
			Min	Max	
t _{AVAV} t _{E1LE1H} t _{E2HE2L}	t _{RC}	Read Cycle Time	70		ns
t _{AVQV}	t _{AA}	Address Valid to Output Valid		70	ns
t _{AVQX}	t _{OHA}	Address Transition to Output Transition	10		ns
t _{BHQZ} ⁽²⁾	t _{HZBE}	Byte Enable High to Data Hi-Z		25	ns
t _{BLQV}	t _{DBE}	Byte Enable Low to Data Valid		70	ns
t _{BLQX} ⁽²⁾	t _{LZBE}	Byte Enable Low to Data Transition	5		ns
t _{E1HQZ} t _{E2LQZ}	t _{HZCE}	Chip Enable 1 High or Chip Enable 2 Low to Data Hi-Z		25	ns
t _{E1LQV} t _{E2HQV}	t _{ACE}	Chip Enable 1 Low or Chip Enable 2 High to Data Valid		70	ns
t _{E1LQX} t _{E2HQX}	t _{LZCE}	Chip Enable 1 Low or Chip Enable 2 High to Data Transition	10		ns
t _{GHQZ}	t _{HZOE}	Output Enable High to Data Hi-Z		25	ns
t _{GLQV}	t _{DOE}	Output Enable Low to Data Valid		35	ns
t _{GLQX}	t _{LZOE}	Output Enable Low to Data Transition	5		ns
t _{PD} ⁽¹⁾		Chip Enable 1 High or Chip Enable 2 Low to Power Down		70	ns
t _{PU} ⁽¹⁾		Chip Enable 1 Low or Chip Enable 2 High to Power Up	0		ns


Note: 1. Sampled only. Not 100% tested.

2. Whatever the temperature and voltage, t_{E1HDZ} and t_{E2LDZ} are less than t_{E1LDX} and t_{E2HDX}; t_{BHDZ} is less than t_{BLDX} and, t_{GHZ} is less than t_{GHDX}.

Figure 11. SRAM Write AC Waveforms, $\overline{E1}_S$ or $E2_S$ Controlled




- Note: 1. $\overline{WS}_S, \overline{E1}_S, E2_S$ and $\overline{UB}_S, \overline{LB}_S$ must be asserted to initiate a write cycle.
 2. The I/O pins are in output mode and input signals should not be applied.
 3. If $\overline{E1}_S, E2_S$ and \overline{WS}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 4. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Figure 12. SRAM Write AC Waveforms, \overline{W}_S Controlled, \overline{G}_S High during Write


- Note: 1. \overline{W}_S , $\overline{E1}_S$, $E2_S$ and $\overline{UB}_S, \overline{LB}_S$ must be asserted to initiate a write cycle.
 2. The I/O pins are in output mode and input signals should not be applied.
 3. If $\overline{E1}_S$, $E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 4. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Figure 13. SRAM Write AC Waveforms, \overline{W}_S Controlled with \overline{G}_S Low



Note: 1. During this period, the I/O pins are in output mode and input signals should not be applied.
 2. If $\overline{E1}_S, E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 3. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Figure 14. SRAM Write AC Waveform, \overline{UB}_S and \overline{LB}_S Controlled \overline{G}_S Low



Note: 1. If $\overline{E1}_S, E2_S$ and \overline{W}_S are deasserted at the same time, DQ0-DQ15 remain high impedance.
 2. The I/O pins are in output mode and input signals should not be applied.
 3. $\overline{UB}_S, \overline{LB}_S$ means both \overline{UB}_S and \overline{LB}_S .

Table 10. SRAM Write AC Characteristics

Symbol	Alt	Parameter	M36W0R5020T0, M36W0R5020B0		Unit
			Min	Max	
t_{AVAV}	t_{WC}	Write Cycle Time	70		ns
t_{AVE1L} , t_{AVE2H} , t_{AVWL} , t_{AVBL}	t_{SA}	Address Valid to Beginning of Write	0		ns
t_{AVWH} , t_{AVE1H} , t_{AVE2L} , t_{AVBH}	t_{AW}	Address Valid to Write Enable High	60		ns
t_{BLWH} , t_{BLE1H} , t_{BLE2L} , t_{BLBH}	t_{BW}	\overline{UB}_S , \overline{LB}_S Valid to End of Write	60		ns
t_{DVE1H} , t_{DVE2L} , t_{DVWH} , t_{DVBH}	t_{SD}	Input Valid to End of Write	30		ns
t_{E1HAX} , t_{E2LAX} , t_{WHAX} , t_{BHAX}	t_{HA}	End of Write to Address Change	0		ns
t_{E1HDX} , t_{E2LDX} , t_{WHDX} , t_{BHDX}	t_{HD}	Data Transition to End of Write	0		ns
t_{E1LE1H} , t_{E2HE2L} , t_{E1LWH} , t_{E2HWH} , t_{E1LBH} , t_{E2HBH}	t_{SCE}	Chip Enable 1 Low or Chip Enable 2 High to End of Write	60		ns
t_{GHDZ}	t_{HZOE}	Output Enable High to Output Hi-Z		25	ns
$t_{WHDZ}^{(1)}$	t_{LZWE}	Write Enable High to Input Transition	10		ns
$t_{WLDZ}^{(1)}$	t_{HZWE}	Write Enable Low to Output Hi-Z		25	ns
t_{WLWH} , t_{WLE1H} , t_{WLE2L} , t_{WLBH}	t_{PWE}	Write Enable Pulse Width	50		ns

Note: 1. Whatever the temperature and voltage, t_{WLDZ} is less than t_{WHDZ} .

M36W0R5020T0, M36W0R5020B0

Figure 15. SRAM Low V_{DDs} Data Retention AC Waveforms, $\overline{E1}_S$ or \overline{UB}_S / \overline{LB}_S Controlled




Figure 16. SRAM Low V_{DDs} Data Retention AC Waveforms, $E2_S$ Controlled





Table 11. SRAM Low V_{DDs} Data Retention Characteristic

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{DDDR}	Supply Current (Data Retention)	$V_{DDs} = 1.0V$, $\overline{E1}_S \geq V_{DDs} - 0.2V$ or $E2_S \leq 0.2V$, $V_{IN} \geq V_{DDs} - 0.2V$ or $V_{IN} \leq 0.2V$		8	μA
V_{DR}	Supply Voltage (Data Retention)		1.0	1.95	V
t_{CDR}	Chip Disable to Power Down		0		ns
t_R	Operation Recovery Time		70		ns

Note: 1. Sampled only. Not 100% tested.

PACKAGE MECHANICAL

Figure 17. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Outline



Note: Drawing is not to scale.

Table 12. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
e	0.800	-	-	0.0315	-	-
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

PART NUMBERING

Table 13. Ordering Information Scheme

Example:	M	36	W	0	R	5	0	2	0	T	0	Z	A	Q	T
Device Type	M36 = Multi-Chip Package (Flash + RAM)														
Flash 1 Architecture	W = Multiple Bank, Burst mode														
Flash 2 Architecture	0 = none present														
Operating Voltage	R = $V_{DDF} = V_{DDQ} = V_{DDP} = 1.7$ to $1.95V$														
Flash 1 Density	5 = 32 Mbit														
Flash 2 Density	0 = none present														
RAM 1 Density	2 = 4 Mbit														
RAM 0 Density	0 = none present														
Parameter Blocks Location	T = Top Boot Block Flash B = Bottom Boot Block Flash														
Product Version	0 = $0.13\mu m$ Flash technology, 70ns; $0.15\mu m$ RAM, 70ns speed														
Package	ZAQ = Stacked TFBGA88 8 x 10mm - 8x10 active ball array, 0.8mm pitch														
Option	Blank = Standard Packing T = Tape & Reel Packing E = Lead-free and RoHS Package, Standard Packing F = Lead-free and RoHS Package, Tape & Reel Packing														

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the ST-Microelectronics Sales Office nearest to you.

REVISION HISTORY**Table 14. Document Revision History**

Date	Version	Revision Details
27-Aug-2003	1.0	First Issue
06-May-2004	2.0	M36W0R5030T0 and M36W0R5030B0 part numbers and 8 Mbit SRAM option removed. 0.15µm Flash memory technology replaced by the 0.13µm technology. Package specifications updated. E and F Lead-free Package options added to Table 13. , Ordering Information Scheme .
17-Dec-2004	3.0	Document status promoted to full Datasheet. Flash memory and PSRAM data updated. TFBGA88 package fully compliant with the ST ECOPACK specification.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com