


# M24256-BF M24256-BR M24256-BW M24256-DR

256 Kbit serial I<sup>2</sup>C bus EEPROM with three Chip Enable lines

#### **Features**

- 256 Kbit EEPROM addressed through the I<sup>2</sup>C bus
- Supports the I<sup>2</sup>C bus modes:
  - 1 MHz Fast-mode Plus
  - 400 kHz Fast mode
  - 100 kHz Standard mode
- Supply voltage ranges:
  - 1.7 V to 5.5 V
  - 1.8 V to 5.5 V
  - 2.5 V to 5.5 V
- Write Control input
- Byte and Page Write
- Random and sequential read modes
- Self-timed programming cycle
- Automatic address incrementing
- Enhanced ESD/latch-up protection
- More than 1 000 000 write cycles
- More than 40-year data retention
- Packages
  - ECOPACK<sup>®</sup> (RoHS compliant)



## **Contents**

1	Desc	ription	6
2	Sign	al description	8
	2.1	Serial Clock (SCL)	8
	2.2	Serial Data (SDA)	8
	2.3	Chip Enable (E0, E1, E2)	8
	2.4	Write Control (WC)	8
	2.5	V <sub>SS</sub> ground	9
	2.6	Supply voltage (V <sub>CC</sub> )	9
		2.6.1 Operating supply voltage V <sub>CC</sub>	9
		2.6.2 Power-up conditions	9
		2.6.3 Device reset	
		2.6.4 Power-down conditions	9
3	Devi	ce operation	13
	3.1	Start condition	13
	3.2	Stop condition	13
	3.3	Acknowledge bit (ACK)	13
	3.4	Data input	13
	3.5	Addressing the memory array	14
	3.6	Write operations	16
	3.7	Byte Write	16
	3.8	Page Write (memory array)	16
	3.9	Identification Page Write (M24256-DR only)	17
	3.10	Lock Identification Page (M24256-DR only)	17
	3.11	ECC (error correction code) and write cycling	17
	3.12	Minimizing system delays by polling on ACK	19
	3.13	Read operations	20
	3.14	Random Address Read (in memory array)	20
	3.15	Current Address Read (in memory array)	21
	3.16	Sequential Read	21
	3.17	Read Identification Page	21
2/42		Doc ID 6757 Rev 21	<b>577</b>

M24256-B	F, M242	56-BR, M24256-BW, M24256-DR	Contents
	3.18	Read Identification Page status (locked/unlocked)	22
	3.19	Acknowledge in Read mode	22
4	Initia	l delivery state	23
5	Maxi	mum rating	23
6	DC a	nd AC parameters	24
7	Pack	age mechanical data	31
8	Part i	numbering	36

**577** 

## List of tables

Table 1.	Signal names	6
Table 2.	Device select code (for memory array)	. 11
Table 3.	Device select code to access the Identification page (M24256-DR only)	. 11
Table 4.	Most significant address byte	. 12
Table 5.	Least significant address byte	. 12
Table 6.	Operating modes	. 14
Table 7.	Absolute maximum ratings	. 23
Table 8.	Operating conditions (voltage range W)	. 24
Table 9.	Operating conditions (voltage range R)	. 24
Table 10.	Operating conditions (voltage range F)	. 24
Table 11.	AC test measurement conditions	. 24
Table 12.	Input parameters	
Table 13.	DC characteristics (voltage range W)	. 25
Table 14.	DC characteristics (voltage range R)	. 26
Table 15.	DC characteristics (voltage range F)	
Table 16.	400 kHz AC characteristics	
Table 17.	1 MHz AC characteristics	
Table 18.	SO8W – 8-lead plastic small outline, 208 mils body width, package data	
Table 19.	SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data	
Table 20.	TSSOP8 – 8-lead thin shrink small outline, package mechanical data	. 33
Table 21.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
	2 x 3 mm, data	
Table 22.	WLCSP 0.5 mm pitch, package mechanical data	
Table 23.	Ordering information scheme	. 36
Table 24.	Available M24256-BR, M24256-BW, M24256-BF products (package,	
	voltage range, temperature grade)	
Table 25.	Available M24256-DR products (package, voltage range, temperature grade)	
Table 26.	Document revision history	. 38

## **List of figures**

Figure 1.	Logic diagram	6
Figure 2.	Package connections	
Figure 3.	WLCSP connections (top view, marking side, with balls on the underside)	7
Figure 4.	Device select code	8
Figure 5.	$I^2$ C Fast mode (f <sub>C</sub> = 400 kHz): maximum R <sub>bus</sub> value versus	
	bus parasitic capacitance (C <sub>bus</sub> )	10
Figure 6.	I <sup>2</sup> C Fast mode Plus (f <sub>C</sub> = 1 MHz): maximum R <sub>bus</sub> value versus	
	bus parasitic capacitance (C <sub>bus</sub> )	10
Figure 7.	I <sup>2</sup> C bus protocol	
Figure 8.	Write mode sequences with $\overline{WC} = 1$ (data write inhibited)	15
Figure 9.	Write mode sequences with $\overline{WC} = 0$ (data write enabled)	18
Figure 10.	Write cycle polling flowchart using ACK	
Figure 11.	Read mode sequences	
Figure 12.	AC test measurement I/O waveform	
Figure 13.	AC waveforms	
Figure 14.	SO8W – 8-lead plastic small outline, 208 mils body width, package outline	31
Figure 15.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	32
Figure 16.	TSSOP8 – 8-lead thin shrink small outline, package outline	33
Figure 17.	UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead	
-	2 x 3 mm, outline	34
Figure 18.	WLCSP, 0.5 mm pitch, package outline	35

### 1 Description

The M24256-Bx devices are  $I^2$ C-compatible electrically erasable programmable memories (EEPROM). They are organized as 32 Kb  $\times$  8 bits.

The M24256-Bx and M24256-DR can decode the type identifier code (1010) in accordance with the I<sup>2</sup>C bus definition. The M24256-DR also decodes the type identifier code (1011) when accessing the identification page.

The device behaves as a slave in the  $I^2C$  protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a device select code and Read/Write bit ( $\overline{RW}$ ) (as described in *Table 2*), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9<sup>th</sup> bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.





Table 1. Signal names


rabio ii Oigilai namoo									
Signal name	Function	Direction							
E0, E1, E2	Chip Enable	Inputs							
SDA	Serial Data	I/O							
SCL	Serial Clock	Input							
WC	Write Control	Input							
V <sub>CC</sub>	Supply voltage								
V <sub>SS</sub>	Ground								

Figure 2. Package connections



1. See Package mechanical data section for package dimensions, and how to identify pin-1.

Figure 3. WLCSP connections (top view, marking side, with balls on the underside)



### 2 Signal description

#### 2.1 Serial Clock (SCL)

This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to  $V_{CC}$ . (*Figure 6* indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.


#### 2.2 Serial Data (SDA)

This bidirectional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V<sub>CC</sub>. (*Figure 6* indicates how the value of the pull-up resistor can be calculated).

#### 2.3 Chip Enable (E0, E1, E2)

These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , to establish the device select code. When not connected (left floating), these inputs are read as Low (0,0,0).

Figure 4. Device select code



## 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control ( $\overline{WC}$ ) is driven High. When unconnected, the signal is internally read as  $V_{IL}$ , and Write operations are allowed.

When Write Control ( $\overline{WC}$ ) is driven High, device select and address bytes are acknowledged, Data bytes are not acknowledged.

**-**

#### 2.5 V<sub>SS</sub> ground

V<sub>SS</sub> is the reference for the V<sub>CC</sub> supply voltage.

#### 2.6 Supply voltage (V<sub>CC</sub>)

#### 2.6.1 Operating supply voltage V<sub>CC</sub>

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see *Table 8*, *Table 9* and *Table 10*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a Write instruction, until the completion of the internal write cycle (t<sub>W</sub>).

#### 2.6.2 Power-up conditions

 $V_{CC}$  has to rise continuously from 0 V up to  $V_{CC}$ (min) (see *Table 8*, *Table 9* and *Table 10*), and the rise time must not vary faster than 1 V/ $\mu$ s.

#### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power on reset (POR) circuit is included. At power-up, the device does not respond to any instruction until  $V_{CC}$  reaches an internal reset threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage defined in *Table 8*, *Table 9* and *Table 10*.

When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode. However, the device must not be accessed until  $V_{CC}$  reaches a valid and stable  $V_{CC}$  voltage within the specified  $[V_{CC}(min), V_{CC}(max)]$  range.

In a similar way, during power-down (continuous decrease in  $V_{CC}$ ), as soon as  $V_{CC}$  drops below the power on reset threshold voltage, the device stops responding to any instruction sent to it.

#### 2.6.4 Power-down conditions

During power-down (where  $V_{CC}$  decreases continuously), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal Write cycle in progress).

When t<sub>LOW</sub> = 1.3 µs (min value for t<sub>c</sub> = 400 kHz), the R<sub>bus</sub> × C<sub>bus</sub> time constant must be below the 400 ns time constant line represented on the left.

When t<sub>LOW</sub> = 1.3 µs (min value for t<sub>c</sub> = 400 kHz), the R<sub>bus</sub> × C<sub>bus</sub> time constant must be below the 400 ns time constant line represented on the left.

R<sub>bus</sub>

SCL


M24xxx

M24xxx

ai14796b

Figure 5.  $I^2C$  Fast mode ( $f_C = 400$  kHz): maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ )

Figure 6.  $I^2C$  Fast mode Plus ( $f_C = 1$  MHz): maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ )



SCL SDA -SDA → SDA → Start Stop Input Change condition condition SCL MSB ACK SDA Start condition SCL MSB ACK SDA Stop condition AI00792c

Figure 7. I<sup>2</sup>C bus protocol

Table 2. Device select code (for memory array)

	De	vice type	identifie	r <sup>(1)</sup>	Chip Enable address <sup>(2)</sup>			RW
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	0	E2	E1	E0	RW

- 1. The most significant bit, b7, is sent first.
- 2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 3. Device select code to access the Identification page (M24256-DR only)

	De	vice type	identifie	r <sup>(1)</sup>	Chip E	R₩		
	b7	b6	b5	b4	b3	b2	b1	b0
Device select code	1	0	1	1	E2	E1	E0	R₩

- 1. The most significant bit, b7, is sent first.
- 2. E0, E1 and E2 are compared against the respective external pins on the memory device.

577

Doc ID 6757 Rev 21

11/42

Table 4.	Most significant	address byte
----------	------------------	--------------

b15 b14 b13 b12 b11 b10 b9 b8	
-------------------------------	--

Table 5. Least significant address byte

b7	b6	b5	b4	b3	b2	b1	b0

#### 3 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 7*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always slave in all communications.

#### 3.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

#### 3.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode. A Stop condition at the end of a Write instruction triggers the internal Write cycle.

#### 3.3 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) Low to acknowledge the receipt of the eight data bits.

## 3.4 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

#### 3.5 Addressing the memory array

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4-bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single I<sup>2</sup>C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The  $8^{th}$  bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.

Table 6. Operating modes

Mode	R₩ bit	WC <sup>(1)</sup>	Bytes	Initial sequence
Current Address Read	1	Х	1	Start, device select, $R\overline{W} = 1$
Random Address	0	Х	-1	Start, device select, $R\overline{W} = 0$ , Address
Read	1	Х	ı	re-Start, device select, RW = 1
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read
Byte Write	0	V <sub>IL</sub>	1	Start, device select, $R\overline{W} = 0$
Page Write	0	$V_{IL}$	≤ 64	Start, device select, $R\overline{W} = 0$

<sup>1.</sup>  $X = V_{IH}$  or  $V_{IL}$ .




Figure 8. Write mode sequences with  $\overline{WC} = 1$  (data write inhibited)

47/

#### 3.6 Write operations

Following a Start condition the bus master sends a device select code with the Read/Write bit (RW) reset to 0. The device acknowledges this, as shown in *Figure 9*, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if Write Control ( $\overline{WC}$ ) is driven High. Any Write instruction with Write Control ( $\overline{WC}$ ) driven High (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in *Figure 8*.

Each data byte in the memory has a 16-bit (two byte wide) address. The most significant byte (*Table 4*) is sent first, followed by the least significant byte (*Table 5*). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay  $t_{W}$ , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

#### 3.7 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control  $(\overline{WC})$  being driven High, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 9*.

#### 3.8 Page Write (memory array)

The Page Write mode allows up to 64 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b15-b6) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 64 bytes of data, each of which is acknowledged by the device if Write Control ( $\overline{WC}$ ) is Low. If Write Control ( $\overline{WC}$ ) is High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 7 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.

#### 3.9 Identification Page Write (M24256-DR only)

The Identification page is written by issuing an ID Write instruction. This instruction uses the same protocol and format as the Page Write in memory array, except for the following differences:

- Device Type Identifier = 1011b
- MSB address bits A15/A6 are don't care except for address bit A10 which must be '0'.
   LSB address bits A5/A0 define the byte address inside the identification page.

If the Identification page is locked, the data bytes transferred during the Identification Page Write instruction are not acknowledged (NoAck).

#### 3.10 Lock Identification Page (M24256-DR only)

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device Type Identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care.


If the Identification Page is locked, the data bytes transferred during the ID Write instruction are not acknowledged (NoAck).

#### 3.11 ECC (error correction code) and write cycling

The M24256-Bx and M24256-DRdevices offer an ECC (error correction code) logic which compares each 4-byte word with its six associated ECC EEPROM bits. As a result, if a single bit out of 4 bytes of data happens to be erroneous during a Read operation, the ECC detects it and replaces it by the correct value. The read reliability is therefore much improved by the use of this feature.

Note however that even if a single byte has to be written, 4 bytes are internally modified (plus the ECC bits), that is, the addressed byte is cycled together with the other three bytes making up the word. It is therefore recommended to write by word (4 bytes) in order to benefit from the larger amount of Write cycles.

The M24256-Bx and M24256-DR devices are qualified at 1 million (1 000 000) Write cycles, using a cycling routine that writes to the device by multiples of 4-bytes.






Figure 10. Write cycle polling flowchart using ACK

## 3.12 Minimizing system delays by polling on ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time  $(t_w)$  is shown in *Table 16*, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 10, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and
  the bus master goes back to Step 1. If the device has terminated the internal Write
  cycle, it responds with an Ack, indicating that the device is ready to receive the second
  part of the instruction (the first byte of this instruction having been sent during Step 1).

57

Doc ID 6757 Rev 21


19/42

#### 3.13 **Read operations**

Read operations are performed independently of the state of the Write Control (WC) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

Figure 11. Read mode sequences



#### Random Address Read (in memory array) 3.14

A dummy Write is first performed to load the address into this address counter (as shown in Figure 11) but without sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must not acknowledge the byte, and terminates the transfer with a Stop condition.

### 3.15 Current Address Read (in memory array)

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 11*, *without* acknowledging the byte.

#### 3.16 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 11*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

#### 3.17 Read Identification Page

This instruction uses the same protocol and format as the *Random Address Read (in memory array)* instruction. The only differences between the two instructions are that, in the Read Identification Page instruction:

- the device type identifier = 1011b
- MSB address bits A15/A6 are don't care except for address bit A10 which must be '0'.
   LSB address bits A5/A0 define the byte address inside the identification page. During a Read Identification Page instruction, the (A5/A0) address should not exceed 3Fh.

#### 3.18 Read Identification Page status (locked/unlocked)

The locked/unlocked status of the Identification page can be checked by issuing a specific truncated instruction consisting of the Identification Page Write instruction followed by one data byte. The data byte will be acknowledged if the Identification page is unlocked, while it will not be acknowledged if the Identification page is locked.

Once the acknowledge bit of this data byte is read, it is recommended to generate a Start condition followed by a Stop condition, so that:

- The instruction is truncated and not executed as the Start condition resets the device internal logic.
- The device is set to Standby mode by the Stop condition.

#### 3.19 Acknowledge in Read mode

For all Read instructions, the device waits, after each byte read, for an acknowledgment during the 9<sup>th</sup> bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

### 4 Initial delivery state

The device is delivered with all bits in the memory array set to 1 (each byte contains FFh).

## 5 Maximum rating

Stressing the device outside the ratings listed in *Table 7* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 7. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit	
T <sub>A</sub>	Ambient operating temperature	-40	130	°C	
T <sub>STG</sub>	Storage temperature	-65	150	°C	
T <sub>LEAD</sub>	Lead temperature during soldering	See	See note (1)		
V <sub>IO</sub>	Input or output range	-0.50	6.5	V	
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V	
I <sub>OL</sub>	DC output current (SDA = 0)		5	mA	
V <sub>ESD</sub>	Electrostatic discharge voltage (human body model) (2)	-3000	3000	V	

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK<sup>®</sup>
7191395 specification, and the European directive on the restriction of the use of certain hazardous
substances in electrical and electronic equipment (RoHS) 2002/95/EC.

<sup>2.</sup> AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1 = 100 pF, R1 = 1500  $\Omega$ , R2 = 500  $\Omega$ )

## 6 DC and AC parameters

This section summarizes the operating and measurement conditions, and the dc and ac characteristics of the device. The parameters in the DC and AC characteristic tables that follow are derived from tests performed under the measurement conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 8. Operating conditions (voltage range W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
т	Ambient operating temperature (device grade 6)	-40	85	°C
T <sub>A</sub>	Ambient operating temperature (device grade 3)	-40	125	°C

Table 9. Operating conditions (voltage range R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 10. Operating conditions (voltage range F)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.7	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C

Table 11. AC test measurement conditions

Symbol	Parameter	Min. Max.		Unit
C <sub>L</sub>	Load capacitance	10	pF	
	Input rise and fall times	out rise and fall times 50		ns
	Input levels	0.2V <sub>CC</sub> to 0.8V <sub>CC</sub>		V
	Input and output timing reference levels	0.3V <sub>CC</sub> to 0.7V <sub>CC</sub>		V

Figure 12. AC test measurement I/O waveform




Table 12. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)			8	pF
C <sub>IN</sub>	Input capacitance (other pins)			6	pF
Z <sub>L</sub> <sup>(2)</sup>	Input impedance (E2, E1, E0, WC)	V <sub>IN</sub> < 0.3V <sub>CC</sub>	30		kΩ
Z <sub>H</sub> <sup>(2)</sup>	Input impedance (E2, E1, E0, WC)	V <sub>IN</sub> > 0.7V <sub>CC</sub>	500		kΩ

<sup>1.</sup> Sampled only, not 100% tested.

Table 13. DC characteristics (voltage range W)

Symbol	Parameter	Test conditions (see Table 11		Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E0, E1, E2)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ	
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voon SDA: V <sub>SS</sub> or V <sub>CC</sub>	oltage applied		± 2	μΑ
1	Supply current (Read)	$V_{CC} = 2.5 \text{ V}, f_c = 400 \text{ kH}$ (rise/fall time < 50 ns)	$V_{CC}$ = 2.5 V, f <sub>c</sub> = 400 kHz (rise/fall time < 50 ns)			mA
I <sub>CC</sub>	$V_{CC} = 5.5 \text{ V}, f_c = 400 \text{ kHz}$ (rise/fall time < 50 ns)				2	mA
I <sub>CC0</sub>	Supply current (Write)	During $t_W$ , 2.5 V < $V_{CC}$	< 5.5 V		5 <sup>(1)</sup>	mA
		Device not selected <sup>(2)</sup> ,	Device grade 3		5	
I <sub>CC1</sub>	Standby supply current	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC}$ = 2.5 V	Device grade 6		2	μΑ
		$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5 \text{ V}$			5	μΑ
$V_{IL}$	Input low voltage (SCL, SDA, WC)			-0.45	0.3V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)			0.7V <sub>CC</sub>	6.5	٧
V <sub>IH</sub>	Input high voltage (WC, E0, E1, E2)			0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5$	5 V		0.4	٧

<sup>1.</sup> Characterized value, not tested in production.

<sup>2.</sup> E2,E1,E0: Input impedance when the memory is selected (after a Start condition).

<sup>2.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

Table 14. DC characteristics (voltage range R)

Symbol	Parameter	Test conditions (in addition to those in <i>Table 9</i> )		Max.	Unit
ILI	Input leakage current (E1, E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or V <sub>CC</sub>		± 2	μΑ
		$V_{CC}$ = 1.8 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		0.8	mA
	Cumply ourront (Pond)	$V_{CC}$ = 2.5 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		1	mA
I <sub>CC</sub>	Supply current (Read)	$V_{CC} = 5.0 \text{ V, } f_c = 400 \text{ kHz}$ (rise/fall time < 50 ns)		2	mA
		1.8 V < V <sub>CC</sub> < 5.5 V, f <sub>c</sub> = 1 MHz <sup>(1)</sup> (rise/fall time < 50 ns)		2.5	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.8 V < V <sub>CC</sub> < 5.5 V		5 <sup>(2)</sup>	mA
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8$ V		1	μΑ
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V		2	μΑ
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V		3	μΑ
V <sub>IL</sub>	Input low voltage	$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	-0.45	0.25 V <sub>CC</sub>	٧
V IL	(SCL, SDA, WC)	$2.5~V \leq~V_{CC} \leq 5.5~V$	-0.45	0.3 V <sub>CC</sub>	
	Input high voltage	$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	6.5	<b>&gt;</b>
V <sub>IH</sub>	(SCL, SDA)	$2.5 \text{ V} \le \text{ V}_{CC} < 5.5 \text{ V}$	0.7V <sub>CC</sub>	6.5	٧
VIH.	Input high voltage	$1.8 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
	(WC, E0, E1, E2)	$2.5~V \leq~V_{CC} \leq~5.5~V$	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	٧
		$I_{OL} = 1 \text{ mA}, V_{CC} = 1.8 \text{ V}$		0.2	٧
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	٧
		$I_{OL} = 3.0 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	٧

<sup>1.</sup> Only for devices operating at  $f_C$  max = 1 MHz (see *Table 17*).

<sup>2.</sup> Characterized value, not tested in production.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

Table 15. DC characteristics (voltage range F)<sup>(1)</sup>

Symbol	Parameter	Parameter Test condition (in addition to those in <i>Table 9</i> ) Min.		Max.	Unit
I <sub>LI</sub>	Input leakage current (E1, E2, SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Standby mode		± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: V <sub>SS</sub> or V <sub>CC</sub>		± 2	μΑ
		$V_{CC}$ = 1.7 V, $f_c$ = 400 kHz (rise/fall time < 50 ns)		0.8	mA
I <sub>CC</sub>	Supply current (Read)	$V_{CC} = 2.5 \text{ V}, f_c = 400 \text{ kHz}$ (rise/fall time < 50 ns)		1	mA
		$V_{CC} = 5.0 \text{ V}, f_c = 400 \text{ kHz}$ (rise/fall time < 50 ns)		2	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , 1.7 V < V <sub>CC</sub> < 5.5 V		5 <sup>(2)</sup>	mA
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.7$ V		1	μΑ
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V		2	μΑ
		Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V		3	μΑ
V <sub>IL</sub>	Input low voltage	$1.7 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	-0.45	0.25 V <sub>CC</sub>	V
VIL.	(SCL, SDA, WC)	$2.5 \text{ V} \leq \text{ V}_{CC} \leq 5.5 \text{ V}$	-0.45	0.3 V <sub>CC</sub>	V
	Input high voltage	$1.7 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	6.5	V
V	(SCL, SDA)	$2.5~\textrm{V} \leq ~\textrm{V}_{\textrm{CC}} \leq ~5.5~\textrm{V}$	0.7V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage	$1.7 \text{ V} \le \text{ V}_{CC} < 2.5 \text{ V}$	0.75V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
	(WC, E0, E1, E2)	$2.5~\textrm{V} \leq ~\textrm{V}_{\textrm{CC}} \leq ~5.5~\textrm{V}$	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.6	v
		$I_{OL} = 1 \text{ mA}, V_{CC} = 1.7 \text{ V}$		0.2	٧
V <sub>OL</sub>	Output low voltage	$I_{OL} = 2.1 \text{ mA}, V_{CC} = 2.5 \text{ V}$		0.4	V
		$I_{OL} = 3.0 \text{ mA}, V_{CC} = 5.5 \text{ V}$		0.4	V

<sup>1.</sup> Preliminary data.

<sup>2.</sup> Characterized value, not tested in production.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

5

80<sup>(8)</sup>

ms

ns

Test conditions specified in Table 8, Table 9, Table 10 and Table 11 Max.<sup>(1)</sup> Symbol Alt. **Parameter** Min.<sup>(1)</sup> Unit  $f_C$ Clock frequency 400 kHz  $f_{SCL}$  $t_{\text{HIGH}}$ Clock pulse width high 600 ns t<sub>CHCL</sub> Clock pulse width low 1300 ns t<sub>CLCH</sub> t<sub>LOW</sub> t<sub>QL1QL2</sub>(2)  $20^{(3)}$ 120 SDA (out) fall time  $t_{F}$ ns (4) (4) Input signal rise time ns t<sub>XH1XH2</sub>  $t_R$ (4) (4) Input signal fall time t<sub>XL1XL2</sub>  $t_{\mathsf{F}}$ ns 100 Data in set up time ns t<sub>DXCX</sub> t<sub>SU:DAT</sub> Data in hold time 0 t<sub>CLDX</sub> ns t<sub>HD:DAT</sub> 100<sup>(5)</sup> Data out hold time ns t<sub>CLQX</sub>  $t_{DH}$ t<sub>CLQV</sub>(6)(7)  $100^{(5)}$ Clock low to next data valid (access time) 900 ns  $t_{AA}$ t<sub>SU:STA</sub> Start condition setup time 600 ns t<sub>CHDL</sub> 600 Start condition hold time ns t<sub>DLCL</sub> t<sub>HD:STA</sub> Stop condition set up time 600 tCHDH t<sub>SU:STO</sub> ns Time between Stop condition and next Start 1300 ns t<sub>DHDL</sub> t<sub>BUF</sub> condition

Table 16. 400 kHz AC characteristics

1. All values are referred to V<sub>IL</sub>(max) and V<sub>IH</sub>(min).

Write time

SDA) - single glitch

2. Characterized only, not tested in production.

 $t_{WR}$ 

3. With  $C_L = 10 \text{ pF}$ .

tw

 $t_{NS}$ 

- 4. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_C < 400$  kHz.
- 5. The new M24xxx-W, M24xxx-R, and M24xxx-BF devices (identified by the process letter K) offer t<sub>CLQX</sub> = 100 ns (min) and t<sub>CLQV</sub> = 100 ns (min), while the current devices (process letter A) offer t<sub>CLQX</sub> = 200 ns (min) and t<sub>CLQV</sub> = 200 ns (min). Both series offer a safe margin compared to the I<sup>2</sup>C specification which recommends t<sub>CLQV</sub> = 0 ns (min).

Pulse width ignored (input filter on SCL and


- To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- t<sub>CLQV</sub> is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V<sub>CC</sub> or 0.7V<sub>CC</sub>, assuming that R<sub>bus</sub> × C<sub>bus</sub> time constant is within the values specified in *Figure 6*.
- The current M24xxx devices (identified by the Process letter A) offer t<sub>NS</sub>=100 ns (min), the new M24256-BR and M24256-DR device (identified by the process letter K) offer t<sub>NS</sub>=80 ns (min). Both products offer a safe margin compared to the 50 ns minimum value recommended by the I<sup>2</sup>C specification.

Table 17. 1 MHz AC characteristics<sup>(1)</sup>

Test conditions specified in Table 9 and Table 11										
Symbol	Alt.	Parameter	Min. <sup>(2)</sup>	Max. <sup>(2)</sup>	Unit					
f <sub>C</sub>	$f_{SCL}$	Clock frequency	0	1	MHz					
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	300	-	ns					
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	400	-	ns					
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns					
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns					
t <sub>QL1QL2</sub> <sup>(4)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(5)</sup>	120	ns					
t <sub>DXCX</sub>	t <sub>SU:DAT</sub>	Data in setup time	80	-	ns					
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns					
t <sub>CLQX</sub>	t <sub>DH</sub>	Data out hold time	50 <sup>(6)</sup>	-	ns					
t <sub>CLQV</sub> <sup>(7)(8)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	50 <sup>(6)</sup>	500	ns					
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	250	-	ns					
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	250	-	ns					
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	250	-	ns					
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns					
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5	ms					
t <sub>NS</sub> <sup>(4)</sup>		Pulse width ignored (input filter on SCL and SDA)	-	50 <sup>(9)</sup>	ns					

- 1. Only new M24256-BR and M24256-DR devices identified by the process letter K are qualified at 1 MHz.
- 2. All values are referred to  $V_{IL}(max)$  and  $V_{IH}(min)$ .
- 3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_C < 400$  kHz, or less than 120 ns when  $f_C < 1$  MHz.
- 4. Characterized only, not tested in production.
- 5. With  $C_L = 10 pF$ .
- The new M24xxx devices (identified by the process letter K) offer t<sub>CLQX</sub>=100 ns (min) and t<sub>CLQY</sub>=100 ns (min) which is an improved value compared to the t<sub>CLQX</sub>=50 ns (min) and t<sub>CLQY</sub>=50 ns (min) offered by the current M24xxx devices (identified with the Process letter A)
- To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- t<sub>CLOV</sub> is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3V<sub>CC</sub> or 0.7V<sub>CC</sub>, assuming that the R<sub>bus</sub> × C<sub>bus</sub> time constant is within the values specified in *Figure 6*.
- The new M24xxx devices (identified with the process letter K) offer t<sub>NS</sub> = 80 ns (min) which is an improved value compared to the current M24xxx devices (identified by the process letter A).


Figure 13. AC waveforms



## 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

Figure 14. SO8W - 8-lead plastic small outline, 208 mils body width, package outline



1. Drawing is not to scale.

Table 18. SO8W - 8-lead plastic small outline, 208 mils body width, package data

Symbol	Symbol millimeters		millimeters			
Cymbol	Тур	Min	Max	Тур	Min	Max
A			2.5			0.0984
A1		0	0.25		0	0.0098
A2		1.51	2		0.0594	0.0787
b	0.4	0.35	0.51	0.0157	0.0138	0.0201
С	0.2	0.1	0.35	0.0079	0.0039	0.0138
СР			0.1			0.0039
D			6.05			0.2382
E		5.02	6.22		0.1976	0.2449
E1		7.62	8.89		0.3	0.35
е	1.27	-	-	0.05	-	-
k		0°	10°		0°	10°
L		0.5	0.8		0.0197	0.0315
N (number of pins)		8		8		

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 15. SO8N - 8-lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

Table 19. SO8N – 8-lead plastic small outline, 150 mils body width, package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Тур	Min	Max	Тур	Min	Max
Α			1.75			0.0689
A1		0.1	0.25		0.0039	0.0098
A2		1.25			0.0492	
b		0.28	0.48		0.011	0.0189
С		0.17	0.23		0.0067	0.0091
ccc			0.1			0.0039
D	4.9	4.8	5	0.1929	0.189	0.1969
Е	6	5.8	6.2	0.2362	0.2283	0.2441
E1	3.9	3.8	4	0.1535	0.1496	0.1575
е	1.27	-	-	0.05	-	-
h		0.25	0.5		0.0098	0.0197
k		0°	8°		0°	8°
L		0.4	1.27		0.0157	0.05
L1	1.04			0.0409	_	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

**\_\_\_\_\_** 




Figure 16. TSSOP8 – 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

Table 20. TSSOP8 – 8-lead thin shrink small outline, package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Тур	Min	Max	Тур	Min	Max	
Α			1.200			0.0472	
A1		0.050	0.150		0.0020	0.0059	
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413	
b		0.190	0.300		0.0075	0.0118	
С		0.090	0.200		0.0035	0.0079	
СР			0.100			0.0039	
D	3.000	2.900	3.100	0.1181	0.1142	0.1220	
е	0.650	_	-	0.0256	-	-	
Е	6.400	6.200	6.600	0.2520	0.2441	0.2598	
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772	
L	0.600	0.450	0.750	0.0236	0.0177	0.0295	
L1	1.000			0.0394			
α		0°	8°	_	0°	8°	
N		8		8			

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 17. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, outline

- 1. Drawing is not to scale.
- The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to V<sub>SS</sub>. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.
- 3. The circle in the top view of the package indicates the position of pin 1.

Table 21. UFDFPN8 (MLP8) 8-lead ultra thin fine pitch dual flat package no lead 2 x 3 mm, data

Symbol	millimeters			inches <sup>(1)</sup>		
	Тур	Min	Max	Тур	Min	Max
Α	0.55	0.45	0.6	0.0217	0.0177	0.0236
A1	0.02	0	0.05	0.0008	0	0.002
b	0.25	0.2	0.3	0.0098	0.0079	0.0118
D	2	1.9	2.1	0.0787	0.0748	0.0827
D2	1.6	1.5	1.7	0.063	0.0591	0.0669
Е	3	2.9	3.1	0.1181	0.1142	0.122
E2	0.2	0.1	0.3	0.0079	0.0039	0.0118
е	0.5	-	-	0.0197	-	-
L	0.45	0.4	0.5	0.0177	0.0157	0.0197
L1			0.15			0.0059
L3		0.3			0.0118	
ddd <sup>(2)</sup>	0.08				0.08	•

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.




Figure 18. WLCSP, 0.5 mm pitch, package outline

1. Drawing is not to scale.

Table 22. WLCSP 0.5 mm pitch, package mechanical data<sup>(1)</sup>


Symbol	Millimeters				Inches <sup>(2)</sup>		
	Тур	Min	Max	Тур	Min	Max	
Α	0.60	0.55	0.65	0.0236	0.0217	0.0256	
A1	0.245	0.22	0.27	0.0096	0.0087	0.0106	
A2	0.355	0.330	0.380	0.0140	0.0130	0.0150	
В	Ø 0.311				Ø 0.0122		
D	1.97	1.95	1.99	0.0776	0.0768	0.0783	
E	1.785	1.765	1.805	0.0703	0.0695	0.0711	
е	0.5			0.0197			
e1	0.866			0.0341			
e2	0.25			0.0098			
e3	0.433			0.0170			
F	0.552	0.502	0.602	0.0217	0.0198	0.0237	
G	0.392	0.342	0.442	0.0154	0.0135	0.0174	
N <sup>(3)</sup>	8				8	•	

<sup>1.</sup> Preliminary data.

- 2. Values in inches are converted from mm and rounded to 4 decimal digits.
- 3. N is the total number of terminals.

#### Part numbering 8

#### Table 23. Ordering information scheme



ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

Doc ID 6757 Rev 21 36/42

/K = F8H process

Table 24. Available M24256-BR, M24256-BW, M24256-BF products (package, voltage range, temperature grade)

Package	M24256-BW 2.5 V to 5.5 V	M24256-BR 1.8 V to 5.5 V	M24256-BF 1.7 V to 5.5 V
SO8N (MN)	Range 6, Range 3	Range 6	-
SO8W (MW)	Range 6	-	-
TSSOP (DW)	Range 6	Range 6	Range 6
WLCSP (CS)	-	Range 6	-
UFDFPN8 (MB)	-	-	Range 6

Table 25. Available M24256-DR products (package, voltage range, temperature grade)

Package	M24256-DR 1.8 V to 5.5 V	
SO8N (MN)	Range 6	
TSSOP (DW)	Range 6	

## 9 Revision history

Table 26. Document revision history

Date	Revision	Changes
29-Jan-2001	1.1	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated LGA8 and SO8(wide) packages added References to PSDIP8 changed to PDIP8, and Package Mechanical data updated
10-Apr-2001	1.2	LGA8 Package Mechanical data and illustration updated SO16 package removed
16-Jul-2001	1.3	LGA8 Package given the designator "LA"
02-Oct-2001	1.4	LGA8 Package mechanical data updated
13-Dec-2001	1.5	Document becomes Preliminary Data Test conditions for ILI, ILO, ZL and ZH made more precise VIL and VIH values unified. tNS value changed
12-Jun-2001	1.6	Document promoted to Full Datasheet
22-Oct-2003	2.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V <sub>IL</sub> (min) improved to -0.45V.
02-Sep-2004	3.0	LGA8 package is Not for New Design. 5V and -S supply ranges, and Device Grade 5 removed. Absolute Maximum Ratings for $\rm V_{IO}(min)$ and $\rm V_{CC}(min)$ changed. Soldering temperature information clarified for RoHS compliant devices. Device grade information clarified. AEC-Q100-002 compliance. $\rm V_{IL}$ specification unified for SDA, SCL and WC
22-Feb-2005	4.0	Initial delivery state is FFh (not necessarily the same as Erased).  LGA package removed, TSSOP8 and SO8N packages added (see Package mechanical data section and Table 23: Ordering information scheme).  Voltage range R (1.8V to 5.5V) also offered. Minor wording changes.  Z <sub>L</sub> Test Conditions modified in Table 12: Input parameters and Note 2 added.  I <sub>CC</sub> and I <sub>CC1</sub> values for V <sub>CC</sub> = 5.5V added to Table 13: DC characteristics (voltage range W).  Note added to Table 13: DC characteristics (voltage range W).  Power On Reset paragraph specified.  t <sub>W</sub> max value modified in Table 16: 400 kHz AC characteristics and note 4 added. Plating technology changed in Table 23: Ordering information scheme.  Resistance and capacitance renamed in Figure 6.

Table 26. Document revision history (continued)

Date	Revision	Changes
05-May-2006	5	Power On Reset paragraph replaced by Section 2.6: Supply voltage (VCC). Figure 4: Device select code added.  ECC (error correction code) and write cycling added and specified at 1 Million cycles.  I <sub>CC0</sub> added and I <sub>CC1</sub> specified over the whole voltage range in Table 13 and Table 14.  PDIP8 package removed. Packages are ECOPACK® compliant. Small text changes.
16-Oct-2006	6	M24256-BW and M24256-BR part numbers added.  Section 3.11: ECC (error correction code) and write cycling updated.  I <sub>CC</sub> and I <sub>CC1</sub> modified in Table 14: DC characteristics (voltage range R).  t <sub>W</sub> modified in Table 16: 400 kHz AC characteristics.  SO8Narrow package specifications updated (see Table 19 and Figure 15). Blank option removed from below Plating technology in Table 23: Ordering information scheme.
02-Jul-2007	7	Section 2.6: Supply voltage (VCC) modified.  Section 3.11: ECC (error correction code) and write cycling modified.  JEDEC standard and European directive references corrected below Table 7: Absolute maximum ratings.  Rise/fall time conditions modified for I <sub>CC</sub> and V <sub>IH</sub> max modified in Table 13: DC characteristics (voltage range W) and Table 14: DC characteristics (voltage range R)  Note 1 removed from Table 13: DC characteristics (voltage range W).  SO8W package specifications modified in Section 7: Package mechanical data.  Table 24: Available M24256-BR, M24256-BW, M24256-BF products (package, voltage range, temperature grade) and Table 26: Available M24512-x products (package, voltage range, temperature grade) added.
16-Oct-2007	8	Section 2.5: VSS ground added. Small text changes.  V <sub>IO</sub> max changed and Note 1 updated to latest standard revision in Table 7: Absolute maximum ratings.  Note removed from Table 12: Input parameters.  V <sub>IH</sub> min and V <sub>IL</sub> max modified in Table 14: DC characteristics (voltage range R).  Removed t <sub>CH1CH2</sub> , t <sub>CL1CL2</sub> and t <sub>DH1DH2</sub> , and added t <sub>XL1XL2</sub> , t <sub>DL1DL2</sub> and Note 3 in Table 16: 400 kHz AC characteristics.  t <sub>XH1XH2</sub> , t <sub>XL1XL2</sub> and Note 2 added to Table 17: 1 MHz AC characteristics. Figure 13: AC waveforms modified.  Package mechanical data inch values calculated from mm and rounded to 4 decimal digits (see Section 7: Package mechanical data).

Table 26. Document revision history (continued)

Date	Revision	Changes
14-Dec-2007	9	1 MHz frequency introduced (M24512-HR root part number).  Section 2.6.3: Device reset modified.  Figure 5: I2C Fast mode (fC = 400 kHz): maximum Rbus value versus bus parasitic capacitance (Cbus) modified, Figure 6: I2C Fast mode Plus (fC = 1 MHz): maximum Rbus value versus bus parasitic capacitance (Cbus) added.  t <sub>NS</sub> moved from Table 12 to Table 16. I <sub>LO</sub> test conditions modified in Table 13.  Table 14: DC characteristics (voltage range R) and Table 17: 1 MHz AC characteristics modified. Small text changes.
27-Mar-2008	10	Small text changes. M24256-BHR root part number added.  Section 2.6.3: Device reset on page 9 updated.  Figure 6: I2C Fast mode Plus (fC = 1 MHz): maximum Rbus value versus bus parasitic capacitance (Cbus) on page 10 updated.  Caution removed in Section 3.11: ECC (error correction code) and write cycling.
22-Apr-2008	11	M24512-W and M24256-BW offered in the device grade 3 option (automotive temperature range):  - Table 8: Operating conditions (voltage range W),  - Table 13: DC characteristics (voltage range W),  - /AB Process letters added to Table 23: Ordering information scheme,  - Table 24: Available M24256-BR, M24256-BW, M24256-BF products (package, voltage range, temperature grade) and  - Table 26: Available M24512-x products (package, voltage range, temperature grade) updated accordingly).  Small text changes.
22-Dec-2008	12	WLCSP package added (see Figure 3: WLCSP connections (top view, marking side, with balls on the underside) and Section 7: Package mechanical data).
21-Jan-2009	13	M24256-BF part number added (V <sub>CC</sub> = 1.7 V to 5.5 V voltage range added, see <i>Table 10</i> , <i>Table 15</i> , <i>Table 16</i> and <i>Table 24</i> ).  I <sub>CC1</sub> test conditions modified in <i>Table 13: DC characteristics (voltage range W)</i> , <i>Table 14: DC characteristics (voltage range R)</i> and <i>Table 15: DC characteristics (voltage range F)</i> .
05-Jun-2009	14	M24512-DR part number and Identification page feature added. Command replaced by instruction in the whole document. UFDFPN8 added. Figure 6 updated. Section 2.6.2: Power-up conditions and Section 2.6.3: Device reset updated. t <sub>CLQX</sub> and t <sub>CLQV</sub> updated in Table 16, Note 5 and Note 8 added. t <sub>CLQX</sub> and t <sub>CLQV</sub> updated in Table 17, Note 6 and Note 9 added. Section 8: Part numbering updated. Reference to the SURE program removed in Section 5: Maximum rating. Previous 1 MHz M24512-HR and M24512-BHR devices replaced by new M24512-R and M24256-BR (process letter K).



Table 26. Document revision history (continued)

Date	Revision	Changes
16-Jun-2009	15	Part numbers updated in cover page header.
20-Aug-2009	16	I <sub>OL</sub> added to <i>Table 8: Operating conditions (voltage range W)</i> .  Note 1and I <sub>CC</sub> modified in <i>Table 13: DC characteristics (voltage range W)</i> ;  Note and I <sub>CC</sub> modified in <i>Table 14: DC characteristics (voltage range R)</i> ;
13-Oct-2009	17	Datasheet split to leave only devices with 256 Kbit capacity.  M24256-DR part number added (see Table 25: Available M24256-DR products (package, voltage range, temperature grade).  Figure 4: Device select code and Figure 5: I2C Fast mode (fC = 400 kHz): maximum Rbus value versus bus parasitic capacitance (Cbus) updated.  V <sub>IO</sub> max modified in Table 7: Absolute maximum ratings.  V <sub>IH</sub> modified in Table 13: DC characteristics (voltage range W), Table 14: DC characteristics (voltage range R) and Table 15: DC characteristics (voltage range F).  In Table 16: 400 kHz AC characteristics and Table 17: 1 MHz AC characteristics:  - t <sub>DL1DL2</sub> changed to t <sub>QL1QL2</sub> - t <sub>CHDX</sub> changed to t <sub>CHDL</sub> - t <sub>XH1XH2</sub> and t <sub>XL1XL2</sub> values removed  - Notes modified  Figure 13: AC waveforms modified.
05-Nov-2009	18	Section 3.9: Identification Page Write (M24256-DR only) corrected. Section 3.17: Read Identification Page clarified.
10-Dec-2009	19	UFDFPN8 package is now offered (see Section 7: Package mechanical data, Table 23: Ordering information scheme and Table 24: Available M24256-BR, M24256-BW, M24256-BF products (package, voltage range, temperature grade).
19-Jan-2010	20	Revision number corrected at bottom of pages.
04-Mar-2010	21	Process description corrected in <i>Table 23: Ordering information scheme</i> .

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

