## FEATURES SUMMARY

- Compatible with SPI Bus Serial Interface (Positive Clock SPI Modes)
- Single Supply Voltage:
- 4.5 to 5.5V for M95xxx
- 2.5 to 5.5 V for M95xxx-W
- 1.8 to 5.5 V for M95xxx-R
- High Speed
- 10 MHz Clock Rate, 5 ms Write Time
- Status Register
- Hardware Protection of the Status Register
- BYTE and PAGE WRITE (up to 32 Bytes)
- Self-Timed Programming Cycle
- Adjustable Size Read-Only EEPROM Area
- Enhanced ESD Protection
- More than 1 Million Erase/Write Cycles
- More than 40-Year Data Retention

Table 1. Product List

| Reference | Part Number |
| :--- | :--- |
| M95160 | M95160 |
|  | M95160-W |
|  | M95160-R |
| M95080 | M95080 |
|  | M95080-W |
|  | M95080-R |

Figure 1. Packages


## TABLE OF CONTENTS

FEATURES SUMMARY ..... 1
Table 1. Product List ..... 1
Figure 1. Packages ..... 1
SUMMARY DESCRIPTION ..... 5
Figure 2. Logic Diagram ..... 5
Figure 3. DIP, SO, TSSOP and MLP Connections (Top View) ..... 5
Table 2. Signal Names ..... 5
SIGNAL DESCRIPTION ..... 6
Serial Data Output (Q) ..... 6
Serial Data Input (D) ..... 6
Serial Clock (C) ..... 6
Chip Select (S) ..... 6
Hold (HOLD) ..... 6
Write Protect (W) ..... 6
CONNECTING TO THE SPI BUS ..... 7
Figure 4. Bus Master and Memory Devices on the SPI Bus ..... 7
SPI Modes ..... 8
Figure 5. SPI Modes Supported ..... 8
OPERATING FEATURES ..... 9
Power-up ..... 9
Power On Reset: VCC Lock-Out Write Protect ..... 9
Power-down ..... 9
Active Power and Standby Power Modes ..... 9
Hold Condition ..... 9
Status Register ..... 10
WIP bit ..... 10
WEL bit ..... 10
BP1, BP0 bits ..... 10
SRWD bit ..... 10
Table 3. Status Register Format ..... 10
Data Protection and Protocol Control ..... 10
Table 4. Write-Protected Block Size ..... 10
MEMORY ORGANIZATION ..... 11
Figure 6. Block Diagram ..... 11
INSTRUCTIONS ..... 12
Table 5. Instruction Set ..... 12
Write Enable (WREN) ..... 13
Figure 7. Write Enable (WREN) Sequence ..... 13
Write Disable (WRDI) ..... 13
Figure 8. Write Disable (WRDI) Sequence ..... 13
Read Status Register (RDSR) ..... 14
WIP bit. ..... 14
WEL bit ..... 14
BP1, BP0 bits ..... 14
SRWD bit ..... 14
Figure 9. Read Status Register (RDSR) Sequence ..... 14
Write Status Register (WRSR) ..... 15
Table 6. Protection Modes. ..... 15
Table 7. Address Range Bits ..... 16
Figure 10.Write Status Register (WRSR) Sequence ..... 16
Read from Memory Array (READ) ..... 17
Figure 11.Read from Memory Array (READ) Sequence ..... 17
Write to Memory Array (WRITE) ..... 18
Figure 12.Byte Write (WRITE) Sequence ..... 18
Figure 13.Page Write (WRITE) Sequence ..... 19
POWER-UP AND DELIVERY STATE ..... 20
Power-up State ..... 20
Initial Delivery State ..... 20
MAXIMUM RATING ..... 21
Table 8. Absolute Maximum Ratings ..... 21
DC AND AC PARAMETERS ..... 22
Table 9. Operating Conditions (M95xxx) ..... 22
Table 10. Operating Conditions (M95xxx-W). ..... 22
Table 11. Operating Conditions (M95xxx-R) ..... 22
Table 12. AC Measurement Conditions ..... 22
Figure 14.AC Measurement I/O Waveform ..... 22
Table 13. Capacitance ..... 23
Table 14. DC Characteristics (M95xxx, Device Grade 6) ..... 23
Table 15. DC Characteristics (M95xxx, Device Grade 3) ..... 24
Table 16. DC Characteristics (M95xxx-W, Device Grade 6) ..... 24
Table 17. DC Characteristics (M95xxx-W, Device Grade 3) ..... 25
Table 18. DC Characteristics (M95xxx-R) ..... 25
Table 19. AC Characteristics (M95xxx, Device Grade 6) ..... 26
Table 20. AC Characteristics (M95xxx, Device Grade 3) ..... 27
Table 21. AC Characteristics (M95xxx-W, Device Grade 6) ..... 28
Table 22. AC Characteristics (M95xxx-W, Device Grade 3) ..... 29
Table 23. AC Characteristics (M95xxx-R) ..... 30
Figure 15.Serial Input Timing ..... 31
Figure 16. Hold Timing ..... 31
Figure 17.Output Timing ..... 32
PACKAGE MECHANICAL ..... 33
Figure 18.PDIP8 - 8 pin Plastic DIP, 0.25mm lead frame, Package Outline ..... 33
Table 24. PDIP8 - 8 pin Plastic DIP, 0.25 mm lead frame, Package Mechanical Data ..... 33
Figure 19.SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Outline ..... 34
Table 25. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Mechanical Data ..... 34
Figure 20.UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Outline35
Table 26. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead $2 \times 3 \mathrm{~mm}^{2}$, Data.35
Figure 21.TSSOP8 - 8 lead Thin Shrink Small Outline, Package Outline ..... 36
Table 27. TSSOP8 - 8 lead Thin Shrink Small Outline, Package Mechanical Data ..... 36
Figure 22.TSSOP8 $3 \times 3 m m^{2}-8$ lead Thin Shrink Small Outline, $3 x 3 m m^{2}$ body size, Package Outline37
Table 28. TSSOP8 3x3mm² - 8 lead Thin Shrink Small Outline, $3 \times 3 m m^{2}$ body size, Mechanical Data37
PART NUMBERING ..... 38
Table 29. Ordering Information Scheme ..... 38
Table 30. How to Identify Present and Previous Products by the Process Identification Letter ..... 38
REVISION HISTORY ..... 39
Table 31. Document Revision History ..... 39

## SUMMARY DESCRIPTION

These electrically erasable programmable memory (EEPROM) devices are accessed by a high speed SPI-compatible bus. The memory array is organized as $2048 \times 8$ bit (M95160), and $1024 \times 8$ bit (M95080).
The device is accessed by a simple serial interface that is SPI-compatible. The bus signals are C, D and $Q$, as shown in Table 2. and Figure $2 .$.
The device is selected when Chip Select $(\overline{\mathrm{S}})$ is taken Low. Communications with the device can be interrupted using Hold (HOLD).

Figure 2. Logic Diagram


Figure 3. DIP, SO, TSSOP and MLP Connections (Top View)

Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

Table 2. Signal Names

| C | Serial Clock |
| :--- | :--- |
| $D$ | Serial Data Input |
| Q | Serial Data Output |
| $\bar{S}$ | Chip Select |
| $\bar{W}$ | Write Protect |
| $\overline{\text { HOLD }}$ | Hold |
| V CC | Supply Voltage |
| VSS | Ground |

## SIGNAL DESCRIPTION

During all operations, $\mathrm{V}_{\mathrm{Cc}}$ must be held stable and within the specified valid range: $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ to $V_{C C}(\max )$.
All of the input and output signals must be held High or Low (according to voltages of $\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{OH}}, \mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{OL}}$, as specified in Table 14. to Table 18.). These signals are described next.
Serial Data Output (Q). This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C).
Serial Data Input (D). This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be written. Values are latched on the rising edge of Serial Clock (C).
Serial Clock (C). This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C).
Chip Select ( $\overline{\mathbf{S}}$ ). When this input signal is High, the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write cycle is in progress, the device will be in the Standby Power mode. Driving Chip Select ( $\overline{\mathrm{S}}$ ) Low selects the device, placing it in the Active Power mode.
After Power-up, a falling edge on Chip Select ( $\overline{\mathrm{S}}$ ) is required prior to the start of any instruction.
Hold ( $\overline{\mathrm{HOLD}}$ ). The Hold ( $\overline{\mathrm{HOLD}}$ ) signal is used to pause any serial communications with the device without deselecting the device.
During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.
To start the Hold condition, the device must be selected, with Chip Select ( $\overline{\mathrm{S}}$ ) driven Low.
Write Protect ( $\bar{W}$ ). The main purpose of this input signal is to freeze the size of the area of memory that is protected against Write instructions (as specified by the values in the BP1 and BP0 bits of the Status Register).
This pin must be driven either High or Low, and must be stable during all write instructions.

## CONNECTING TO THE SPI BUS

These devices are fully compatible with the SPI protocol.
All instructions, addresses and input data bytes are shifted in to the device, most significant bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C) after Chip Select (S) goes Low.
All output data bytes are shifted out of the device, most significant bit first. The Serial Data Output
(Q) is latched on the first falling edge of the Serial Clock (C) after the instruction (such as the Read from Memory Array and Read Status Register instructions) have been clocked into the device.
Figure 4. shows three devices, connected to an MCU, on a SPI bus. Only one device is selected at a time, so only one device drives the Serial Data Output (Q) line at a time, all the others being high impedance.

Figure 4. Bus Master and Memory Devices on the SPI Bus


Note: The Write Protect $(\overline{\mathrm{W}})$ and Hold ( $\overline{\mathrm{HOLD}})$ signals should be driven, High or Low as appropriate.

## SPI Modes

These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes:

- $\quad \mathrm{CPOL}=0, \mathrm{CPHA}=0$
- $\quad \mathrm{CPOL}=1, \mathrm{CPHA}=1$

For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data
is available from the falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 5 ., is the clock polarity when the bus master is in Stand-by mode and not transferring data:

- $\quad$ C remains at 0 for ( $\mathrm{CPOL}=0, \mathrm{CPHA}=0$ )
- $\quad \mathrm{C}$ remains at 1 for $(\mathrm{CPOL}=1, \mathrm{CPHA}=1)$

Figure 5. SPI Modes Supported


## OPERATING FEATURES

## Power-up

When the power supply is turned on, $\mathrm{V}_{\mathrm{CC}}$ rises from $V_{S S}$ to $\mathrm{V}_{\mathrm{CC}}$.
During this time, the Chip Select $(\overline{\mathrm{S}})$ must be allowed to follow the $\mathrm{V}_{\mathrm{CC}}$ voltage. It must not be allowed to float, but should be connected to $\mathrm{V}_{\mathrm{Cc}}$ via a suitable pull-up resistor.
As a built in safety feature, Chip Select $(\overline{\mathrm{S}})$ is edge sensitive as well as level sensitive. After Powerup, the device does not become selected until a falling edge has first been detected on Chip Select $(\mathrm{S})$. This ensures that Chip Select ( $\overline{\mathrm{S}}$ ) must have been High, prior to going Low to start the first operation.
Power On Reset: Vcc Lock-Out Write Protect
In order to prevent data corruption and inadvertent Write instructions during Power-up, a Power On Reset (POR) circuit is included. The internal reset is held active until $\mathrm{V}_{\mathrm{Cc}}$ has reached the Power On Reset (POR) threshold voltage, and all operations are disabled - the device will not respond to any instruction. In the same way, when $\mathrm{V}_{\mathrm{Cc}}$ drops from the operating voltage, below the Power On Reset (POR) threshold voltage, all operations are disabled and the device will not respond to any instruction.
A stable and valid $V_{C C}$ must be applied before applying any logic signal.

## Power-down

At Power-down, the device must be deselected. Chip Select ( $\overline{\mathrm{S}}$ ) should be allowed to follow the voltage applied on $\mathrm{V}_{\mathrm{Cc}}$.

## Active Power and Standby Power Modes

When Chip Select $(\overline{\mathrm{S}})$ is Low, the device is selected, and in the Active Power mode. The device consumes ICC, as specified in Table 14. to Table 18..

When Chip Select $(\overline{\mathrm{S}})$ is High, the device is deselected. If an Erase/Write cycle is not currently in progress, the device then goes in to the Standby Power mode, and the device consumption drops to ICC1.

## Hold Condition

The Hold ( $\overline{\mathrm{HOLD}}$ ) signal is used to pause any serial communications with the device without resetting the clocking sequence.
During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don't Care.
To enter the Hold condition, the device must be selected, with Chip Select ( $\overline{\mathrm{S}}$ ) Low.
Normally, the device is kept selected, for the whole duration of the Hold condition. Deselecting the device while it is in the Hold condition, has the effect of resetting the state of the device, and this mechanism can be used if it is required to reset any processes that had been in progress.
The Hold condition starts when the Hold ( $\overline{\mathrm{HOLD}}$ ) signal is driven Low at the same time as Serial Clock (C) already being Low.
The Hold condition ends when the Hold ( $\overline{\mathrm{HOLD}}$ ) signal is driven High at the same time as Serial Clock (C) already being Low.

## Status Register

Figure 6. shows the position of the Status Register in the control logic of the device. The Status Register contains a number of status and control bits that can be read or set (as appropriate) by specific instructions.
WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle.
WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.
BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions.
SRWD bit. The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect ( W ) signal. The Status Register Write Disable (SRWD) bit and Write Protect (W) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits.

Table 3. Status Register Format


Write In Progress Bit

## Data Protection and Protocol Control

Non-volatile memory devices can be used in environments that are particularly noisy, and within applications that could experience problems if memory bytes are corrupted. Consequently, the
device features the following data protection mechanisms:

- Write and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Write (WRITE) instruction completion
- The Block Protect (BP1, BP0) bits allow part of the memory to be configured as read-only. This is the Software Protected Mode (SPM).
- The Write Protect $(\bar{W})$ signal allows the Block Protect (BP1, BP0) bits to be protected. This is the Hardware Protected Mode (HPM).
For any instruction to be accepted, and executed, Chip Select ( $\overline{\mathrm{S}}$ ) must be driven High after the rising edge of Serial Clock (C) for the last bit of the instruction, and before the next rising edge of Serial Clock (C).
Two points need to be noted in the previous sentence:
- The 'last bit of the instruction' can be the eighth bit of the instruction code, or the eighth bit of a data byte, depending on the instruction (except for Read Status Register (RDSR) and Read (READ) instructions).
- The 'next rising edge of Serial Clock (C)' might (or might not) be the next bus transaction for some other device on the SPI bus.

Table 4. Write-Protected Block Size

| Status Register Bits |  | Protected Block | Array Addresses Protected |  |
| :---: | :---: | :---: | :---: | :---: |
|  | BP1 |  |  | M95160 |
| 0 | 0 | none | none | M95080 |
| 0 | 1 | Upper quarter | $0600 h-07 F F h$ | none |
| 1 | 0 | Upper half | $0400 h-07 F F h$ | $0300 h-03 F F h$ |
| 1 | 1 | Whole memory | $0000 h-07 F F h$ | $0200 h-03 F F h$ |

## MEMORY ORGANIZATION

The memory is organized as shown in Figure 6..
Figure 6. Block Diagram


## INSTRUCTIONS

Each instruction starts with a single-byte code, as summarized in Table 5 ..
If an invalid instruction is sent (one not contained in Table 5.), the device automatically deselects itself.

Table 5. Instruction Set

| Instruc <br> tion | Description | Instruction <br> Format |
| :--- | :--- | :---: |
| WREN | Write Enable | 00000110 |
| WRDI | Write Disable | 00000100 |
| RDSR | Read Status Register | 00000101 |
| WRSR | Write Status Register | 00000001 |
| READ | Read from Memory Array | 00000011 |
| WRITE | Write to Memory Array | 00000010 |

## Write Enable (WREN)

The Write Enable Latch (WEL) bit must be set prior to each WRITE and WRSR instruction. The only way to do this is to send a Write Enable instruction to the device.

As shown in Figure 7., to send this instruction to the device, Chip Select $(\overline{\mathrm{S}})$ is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D). The device then enters a wait state. It waits for a the device to be deselected, by Chip Select $(\overline{\mathrm{S}})$ being driven High.

Figure 7. Write Enable (WREN) Sequence


## Write Disable (WRDI)

One way of resetting the Write Enable Latch (WEL) bit is to send a Write Disable instruction to the device.
As shown in Figure 8., to send this instruction to the device, Chip Select $(\overline{\mathrm{S}})$ is driven Low, and the bits of the instruction byte are shifted in, on Serial Data Input (D).

The device then enters a wait state. It waits for a the device to be deselected, by Chip Select ( $\overline{\mathrm{S}}$ ) being driven High.
The Write Enable Latch (WEL) bit, in fact, becomes reset by any of the following events:

- Power-up
- WRDI instruction execution
- WRSR instruction completion
- WRITE instruction completion.

Figure 8. Write Disable (WRDI) Sequence


## Read Status Register (RDSR)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Write or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 9..
The status and control bits of the Status Register are as follows:
WIP bit. The Write In Progress (WIP) bit indicates whether the memory is busy with a Write or Write Status Register cycle. When set to 1 , such a cycle is in progress, when reset to 0 no such cycle is in progress.
WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write or Write Status Register instruction is accepted.

BP1, BP0 bits. The Block Protect (BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Write instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Write (WRITE) instructions. The Block Protect (BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set.
SRWD bit. The Status Register Write Disable (SRWD) bit is operated in conjunction with the Write Protect (W) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{\mathrm{W}}$ ) signal allow the device to be put in the Hardware Protected mode (when the Status Register Write Disable (SRWD) bit is set to 1 , and Write Protect $(\overline{\mathrm{W}})$ is driven Low). In this mode, the non-volatile bits of the Status Register (SRWD, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

Figure 9. Read Status Register (RDSR) Sequence


## Write Status Register (WRSR)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select ( $\overline{\mathrm{S}}$ ) Low, followed by the instruction code and the data byte on Serial Data Input (D).
The instruction sequence is shown in Figure 10..
The Write Status Register (WRSR) instruction has no effect on b6, b5, b4, b1 and b0 of the Status Register. b6, b5 and b4 are always read as 0 .
Chip Select ( $\overline{\mathrm{S}}$ ) must be driven High after the rising edge of Serial Clock (C) that latches in the eighth bit of the data byte, and before the next rising edge of Serial Clock (C). Otherwise, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select $(\overline{\mathrm{S}})$ is driven High, the selftimed Write Status Register cycle (whose duration is tw ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress
(WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.
The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3..
The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Write Disable (SRWD) bit in accordance with the Write Protect ( $\bar{W}$ ) signal. The Status Register Write Disable (SRWD) bit and Write Protect ( $\overline{\mathrm{W}}$ ) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.
The contents of the Status Register Write Disable (SRWD) and Block Protect (BP1, BP0) bits are frozen at their current values from just before the start of the execution of Write Status Register (WRSR) instruction. The new, updated, values take effect at the moment of completion of the execution of Write Status Register (WRSR) instruction.

Table 6. Protection Modes

| $\bar{W}$Signal Signal | $\underset{\text { Bit }}{\text { SRWD }}$ | Mode | Write Protection of the Status Register | Memory Content |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Protected Area ${ }^{1}$ | Unprotected Area ${ }^{1}$ |
| 1 | 0 | Software Protected (SPM) | Status Register is Writable (if the WREN instruction has set the WEL bit) The values in the BP1 and BPO bits can be changed | Write Protected | Ready to accept Write instructions |
| 0 | 0 |  |  |  |  |
| 1 | 1 |  |  |  |  |
| 0 | 1 | Hardware Protected (HPM) | Status Register is Hardware write protected The values in the BP1 and BPO bits cannot be changed | Write Protected | Ready to accept Write instructions |

Note: 1. As defined by the values in the Block Protect (BP1, BP0) bits of the Status Register, as shown in Table 6..

The protection features of the device are summarized in Table 4..
When the Status Register Write Disable (SRWD) bit of the Status Register is 0 (its initial delivery state), it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction, regardless of the whether Write Protect $(\bar{W})$ is driven High or Low.
When the Status Register Write Disable (SRWD) bit of the Status Register is set to 1, two cases need to be considered, depending on the state of Write Protect ( $\overline{\mathrm{W}}$ ):

- If Write Protect $(\bar{W})$ is driven High, it is possible to write to the Status Register provided that the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction.
- If Write Protect $(\bar{W})$ is driven Low, it is not possible to write to the Status Register even if the Write Enable Latch (WEL) bit has previously been set by a Write Enable (WREN) instruction. (Attempts to write to the Status Register are rejected, and are not accepted for execution). As a consequence, all the data bytes in the memory area that are software protected (SPM) by the Block Protect
(BP1, BP0) bits of the Status Register, are also hardware protected against data modification.
Regardless of the order of the two events, the Hardware Protected Mode (HPM) can be entered:
- by setting the Status Register Write Disable (SRWD) bit after driving Write Protect (W) Low
- or by driving Write Protect ( $\bar{W}$ ) Low after setting the Status Register Write Disable (SRWD) bit.
The only way to exit the Hardware Protected Mode (HPM) once entered is to pull Write Protect ( $\overline{\mathrm{W}}$ ) High.

If Write Protect $(\bar{W})$ is permanently tied High, the Hardware Protected Mode (HPM) can never be activated, and only the Software Protected Mode (SPM), using the Block Protect (BP1, BP0) bits of the Status Register, can be used.

Table 7. Address Range Bits

| Device | M95160 | M95080 |
| :---: | :---: | :---: |
| Address Bits | A10-A0 | A9-A0 |

Note: b15 to b11 are Don't Care on the M95160.
b15 to b10 are Don't Care on the M95080.

Figure 10. Write Status Register (WRSR) Sequence


## Read from Memory Array (READ)

As shown in Figure 11., to send this instruction to the device, Chip Select $(\overline{\mathrm{S}})$ is first driven Low. The bits of the instruction byte and address bytes are then shifted in, on Serial Data Input (D). The address is loaded into an internal address register, and the byte of data at that address is shifted out, on Serial Data Output (Q).
If Chip Select ( $\overline{\mathrm{S}}$ ) continues to be driven Low, the internal address register is automatically incremented, and the byte of data at the new address is shifted out.

When the highest address is reached, the address counter rolls over to zero, allowing the Read cycle to be continued indefinitely. The whole memory can, therefore, be read with a single READ instruction.
The Read cycle is terminated by driving Chip Select $(\overline{\mathrm{S}})$ High. The rising edge of the Chip Select $(\overline{\mathrm{S}})$ signal can occur at any time during the cycle.
The first byte addressed can be any byte within any page.
The instruction is not accepted, and is not executed, if a Write cycle is currently in progress.

Figure 11. Read from Memory Array (READ) Sequence


Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

## Write to Memory Array (WRITE)

As shown in Figure 12., to send this instruction to the device, Chip Select $(\overline{\mathrm{S}})$ is first driven Low. The bits of the instruction byte, address byte, and at least one data byte are then shifted in, on Serial Data Input (D).
The instruction is terminated by driving Chip Select $(\overline{\mathrm{S}})$ High at a byte boundary of the input data. In the case of Figure 12., this occurs after the eighth bit of the data byte has been latched in, indicating that the instruction is being used to write a single byte. The self-timed Write cycle starts, and continues for a period twc (as specified in Table 19. to Table 23.), at the end of which the Write in Progress (WIP) bit is reset to 0 .
If, though, Chip Select $(\overline{\mathrm{S}})$ continues to be driven Low, as shown in Figure 13., the next byte of input data is shifted in, so that more than a single byte, starting from the given address towards the end of the same page, can be written in a single internal Write cycle.

Each time a new data byte is shifted in, the least significant bits of the internal address counter are incremented. If the number of data bytes sent to the device exceeds the page boundary, the internal address counter rolls over to the beginning of the page, and the previous data there are overwritten with the incoming data. (The page size of these devices is 32 bytes).
The instruction is not accepted, and is not executed, under the following conditions:

- if the Write Enable Latch (WEL) bit has not been set to 1 (by executing a Write Enable instruction just before)
- if a Write cycle is already in progress
- if the device has not been deselected, by Chip Select $(\overline{\mathrm{S}})$ being driven High, at a byte boundary (after the eighth bit, b0, of the last data byte that has been latched in)
- if the addressed page is in the region protected by the Block Protect (BP1 and BPO) bits.

Figure 12. Byte Write (WRITE) Sequence


Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

Figure 13. Page Write (WRITE) Sequence


Note: Depending on the memory size, as shown in Table 7., the most significant address bits are Don't Care.

## POWER-UP AND DELIVERY STATE

## Power-up State

After Power-up, the device is in the following state:

- Standby Power mode
- deselected (after Power-up, a falling edge is required on Chip Select ( $\overline{\mathrm{S}}$ ) before any instructions can be started).
- not in the Hold Condition
- the Write Enable Latch (WEL) is reset to 0
- Write In Progress (WIP) is reset to 0

The SRWD, BP1 and BP0 bits of the Status Register are unchanged from the previous powerdown (they are non-volatile bits).

## Initial Delivery State

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0 .

## MAXIMUM RATING

Stressing the device outside the ratings listed in Table 8. may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the Operating sections of
this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 8. Absolute Maximum Ratings

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Lead Temperature during Soldering | See note $^{1}$ |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}}$ | Output Voltage | -0.50 | $\mathrm{~V}_{\mathrm{CC}}+0.6$ | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | Supply Voltage | -0.50 | 6.5 | V |
| $\mathrm{~V}_{\text {ESD }}$ | Electrostatic Discharge Voltage (Human Body model) ${ }^{2}$ | -4000 | 4000 | V |

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK ${ }^{\circledR} 7191395$ specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU
2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500 $\Omega, \mathrm{R} 2=500 \Omega$ )

## DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measure-
ment Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 9. Operating Conditions (M95xxx)

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 4.5 | 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Operating Temperature (Device Grade 6) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient Operating Temperature (Device Grade 3) | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Table 10. Operating Conditions (M95xxx-W)

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 2.5 | 5.5 | $\mathrm{~V}^{2}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Operating Temperature (Device Grade 6) | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
|  | Ambient Operating Temperature (Device Grade 3) | -40 | 125 | ${ }^{\circ} \mathrm{C}$ |

Table 11. Operating Conditions (M95xxx-R)

| Symbol | Parameter | Min. $^{\mathbf{1}}$ | Max. $^{\mathbf{1}}$ | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 1.8 | 5.5 | $\mathrm{~V}^{2}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Operating Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

Table 12. AC Measurement Conditions

| Symbol | Parameter | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance |  | p | 100 |
|  | Input Rise and Fall Times |  | 50 | ns |
|  | Input Pulse Voltages | $0.2 \mathrm{~V}_{\mathrm{CC}}$ to $0.8 \mathrm{~V}_{\mathrm{CC}}$ | V |  |
|  | Input and Output Timing Reference Voltages | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ | V |  |

Note: Output Hi-Z is defined as the point where data out is no longer driven.

Figure 14. AC Measurement I/O Waveform


Table 13. Capacitance

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance (Q) | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | 8 | pF |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance (D) | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | 8 | pF |
|  | Input Capacitance (other pins) | $\mathrm{V}_{\mathbb{I N}}=0 \mathrm{~V}$ |  | 6 | pF |

Note: Sampled only, not $100 \%$ tested, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and a frequency of 5 MHz .
Table 14. DC Characteristics (M95xxx, Device Grade 6)

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 LI | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\overline{\mathrm{S}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| $I_{\text {cc }}$ | Supply Current | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 5 \mathrm{MHz}, \\ \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Q}=\text { open, Previous Product }{ }^{2} \end{gathered}$ |  | 4 | mA |
|  |  | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 10 \mathrm{MHz},$ <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Q}=$ open, Present Product ${ }^{3}$ |  | 5 | mA |
| $\mathrm{I}_{\mathrm{C} 1}$ | Supply Current (Standby Power mode) | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Previous Product }{ }^{2} \end{gathered}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Present Product }{ }^{3} \end{gathered}$ |  | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.45 | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| $\mathrm{V}_{\mathrm{OL}}{ }^{1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.8 V cc |  | V |

Note: 1. For all 5V range devices, the device meets the output requirements for both TTL and CMOS standards.
2. Previous product: identified by Process Identification letter L.
3. Present product: identified by Process Identification letter W or G.

23/40

Table 15. DC Characteristics (M95xxx, Device Grade 3)

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{l}_{\mathrm{L}}$ | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\overline{\mathrm{S}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{Cc}} / 0.9 \mathrm{~V}_{\mathrm{Cc}} \text { at } 2 \mathrm{MHz},$ <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Q}=$ open, Previous Product ${ }^{2}$ |  | 4 | mA |
|  |  | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{cc}} / 0.9 \mathrm{~V}_{\mathrm{cc}} \text { at } 5 \mathrm{MHz},$ <br> $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{Q}=$ open, Present Product ${ }^{3}$ |  | 3 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current (Standby Power mode) | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Previous Product }{ }^{2} \end{gathered}$ |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Present Product }{ }^{3} \end{gathered}$ |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 0.7 V CC | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| $\mathrm{V}_{\text {OL }}{ }^{1}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 0.8 V CC |  | V |

Note: 1. For all 5 V range devices, the device meets the output requirements for both TTL and CMOS standards.
2. Previous product: identified by Process Identification letter L.
3. Present product: identified by Process Identification letter W or G.

Table 16. DC Characteristics (M95xxx-W, Device Grade 6)

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| l L | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\overline{\mathrm{S}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 2 \mathrm{MHz}, \\ \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{Q}=\text { open, Previous Product }{ }^{1} \end{gathered}$ |  | 2 | mA |
|  |  | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 5 \mathrm{MHz}, \\ \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{Q}=\text { open, Present Product }{ }^{2} \end{gathered}$ |  | 2 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current (Standby Power mode) | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Previous Product }{ }^{1} \end{gathered}$ |  | 2 | $\mu \mathrm{A}$ |
|  |  | $\begin{gathered} \overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \text { or } \mathrm{V}_{\mathrm{CC}}, \text { Present Product }{ }^{2} \end{gathered}$ |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.45 | $0.3 \mathrm{~V}_{\mathrm{cc}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}+1}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\text {CC }}=2.5 \mathrm{~V}$ | 0.8 VCC |  | V |

Note: 1. Previous product: identified by Process Identification letter L.
2. Present product: identified by Process Identification letter W or G.

Table 17. DC Characteristics (M95xxx-W, Device Grade 3)

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {cc }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\overline{\mathrm{S}}=\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {CC }}$ |  | $\pm 2$ | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\begin{gathered} \mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}} \text { at } 2 \mathrm{MHz}, \\ \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{Q}=\text { open, Previous Product }{ }^{1} \end{gathered}$ |  | 5 | mA |
|  |  | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{cc}} / 0.9 \mathrm{~V}_{\mathrm{cc}} \text { at } 5 \mathrm{MHz},$ <br> $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{Q}=$ open, Present Product ${ }^{2}$ |  | 2 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current (Standby Power mode) | $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{Cc}+1}$ | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=1.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | V |

Note: 1. Previous product: identified by Process Identification letter L.
2. Present product: identified by Process Identification letter W or G.

Table 18. DC Characteristics (M95xxx-R)

| Symbol | Parameter | Test Condition | Min. ${ }^{\mathbf{1}}$ | Max. ${ }^{1}$ | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Leakage Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output Leakage Current | $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | $\pm 2$ | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply Current | $\mathrm{C}=0.1 \mathrm{~V}_{\mathrm{CC}} / 0.9 \mathrm{~V}_{\mathrm{CC}}$ at 2 MHz, <br> $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}, \mathrm{Q}=\mathrm{open}$ |  | 1 | mA |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply Current <br> (Standby Power mode) | $\overline{\mathrm{S}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 0.5 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.45 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=0.15 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ |  | 0.3 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $0.8 \mathrm{~V}_{\mathrm{CC}}$ |  | V |

Note: 1. This product is under development. For more information, please contact your nearest ST sales office.

Table 19. AC Characteristics (M95xxx, Device Grade 6)

| Test conditions specified in Table 12. and Table 9. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Alt. | Parameter | Min. ${ }^{4}$ | Max. ${ }^{4}$ | Min. ${ }^{5}$ | Max. ${ }^{5}$ | Unit |
| $\mathrm{f}_{\mathrm{C}}$ | fsck | Clock Frequency | D.C. | 5 | D.C. | 10 | MHz |
| tstch | tcss1 | $\overline{\text { S Active Setup Time }}$ | 90 |  | 15 |  | ns |
| tshch | tcss2 | $\overline{\mathrm{S}}$ Not Active Setup Time | 90 |  | 15 |  | ns |
| tsHSL | tcs | $\overline{\text { S }}$ Deselect Time | 100 |  | 40 |  | ns |
| tchsh | tcse | $\overline{\text { S Active Hold Time }}$ | 90 |  | 25 |  | ns |
| tchst |  | $\overline{\text { S Not Active Hold Time }}$ | 90 |  | 15 |  | ns |
| $\mathrm{tcH}^{1}$ | $\mathrm{t}_{\mathrm{CLH}}$ | Clock High Time | 90 |  | 40 |  | ns |
| $\mathrm{tcL}^{1}$ | $\mathrm{t}_{\mathrm{CLL}}$ | Clock Low Time | 90 |  | 40 |  | ns |
| $\mathrm{tcLCH}^{2}$ | $t_{\text {RC }}$ | Clock Rise Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{tchCL}^{2}$ | $\mathrm{t}_{\mathrm{F} C}$ | Clock Fall Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| tDVCH | tosu | Data In Setup Time | 20 |  | 15 |  | ns |
| tchdx | $t_{\text {DH }}$ | Data In Hold Time | 30 |  | 15 |  | ns |
| $\mathrm{t}_{\mathrm{HHCH}}$ |  | Clock Low Hold Time after HOLD not Active | 70 |  | 15 |  | ns |
| thlch |  | Clock Low Hold Time after HOLD Active | 40 |  | 20 |  | ns |
| tclihL |  | Clock Low Set-up Time before HOLD Active | 0 |  | 0 |  | ns |
| tclih |  | Clock Low Set-up Time before HOLD not Active | 0 |  | 0 |  | ns |
| tSHQZ $^{2}$ | toIs | Output Disable Time |  | 100 |  | 25 | ns |
| tclav | tv | Clock Low to Output Valid |  | 60 |  | 35 | ns |
| tclax | tho | Output Hold Time | 0 |  | 0 |  | ns |
| $\mathrm{tQLQH}^{2}$ | $\mathrm{t}_{\mathrm{RO}}$ | Output Rise Time |  | 50 |  | 20 | ns |
| $\mathrm{t}_{\text {QHQL }}{ }^{2}$ | tFO | Output Fall Time |  | 50 |  | 20 | ns |
| theqv | tLz | $\overline{\text { HOLD High to Output Valid }}$ |  | 50 |  | 25 | ns |
| $\mathrm{thLQz}^{2}$ | thz | HOLD Low to Output High-Z |  | 100 |  | 35 | ns |
| tw | twc | Write Time |  | 10 |  | 5 | ms |

Note: 1. $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ must never be less than the shortest possible clock period, $1 / \mathrm{fc}(\mathrm{max})$
2. Value guaranteed by characterization, not $100 \%$ tested in production.
3. To be characterized.
4. Previous product: identified by Process Identification letter L.
5. Present product: identified by Process Identification letter W or G.

Table 20. AC Characteristics (M95xxx, Device Grade 3)

| Test conditions specified in Table 12. and Table 9. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Alt. | Parameter | Min. ${ }^{4}$ | Max. ${ }^{4}$ | Min. ${ }^{5}$ | Max. ${ }^{5}$ | Unit |
| $\mathrm{f}_{\mathrm{C}}$ | $\mathrm{f}_{\text {SCK }}$ | Clock Frequency | D.C. | 2 | D.C. | 5 | MHz |
| tstch | tcss1 | $\overline{\text { S Active Setup Time }}$ | 200 |  | 90 |  | ns |
| tshCH | tcss2 | $\overline{\text { S }}$ Not Active Setup Time | 200 |  | 90 |  | ns |
| tshSL | $\mathrm{t}_{\mathrm{cs}}$ | $\overline{\text { S }}$ Deselect Time | 200 |  | 100 |  | ns |
| tchsh | tcse | $\overline{\text { S Active Hold Time }}$ | 200 |  | 90 |  | ns |
| tchst |  | $\overline{\text { S Not Active Hold Time }}$ | 200 |  | 90 |  | ns |
| $\mathrm{tCH}^{1}$ | ${ }^{\text {t CLH }}$ | Clock High Time | 200 |  | 90 |  | ns |
| $\mathrm{tcL}^{1}$ | $\mathrm{t}_{\mathrm{CLL}}$ | Clock Low Time | 200 |  | 90 |  | ns |
| $\mathrm{tclCH}^{2}$ | $t_{\text {RC }}$ | Clock Rise Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CHCL}}{ }^{2}$ | $\mathrm{t}_{\text {FC }}$ | Clock Fall Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| tover | tDSU | Data In Setup Time | 40 |  | 20 |  | ns |
| tchDX | $t_{\text {DH }}$ | Data In Hold Time | 50 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HHCH}}$ |  | Clock Low Hold Time after HOLD not Active | 140 |  | 70 |  | ns |
| thlch |  | Clock Low Hold Time after HOLD Active | 90 |  | 40 |  | ns |
| tclit |  | Clock Low Set-up Time before HOLD Active | 0 |  | 0 |  | ns |
| tcluh |  | Clock Low Set-up Time before HOLD not Active | 0 |  | 0 |  | ns |
| $\mathrm{tsHoz}^{2}$ | tois | Output Disable Time |  | 250 |  | 100 | ns |
| tclev | tv | Clock Low to Output Valid |  | 150 |  | 60 | ns |
| tclax | tho | Output Hold Time | 0 |  | 0 |  | ns |
| tQLQH $^{2}$ | $\mathrm{t}_{\mathrm{RO}}$ | Output Rise Time |  | 100 |  | 50 | ns |
| $\mathrm{t}_{\text {QHQL }}{ }^{2}$ | $\mathrm{t}_{\text {FO }}$ | Output Fall Time |  | 100 |  | 50 | ns |
| theqv | tLz | $\overline{\text { HOLD }}$ High to Output Valid |  | 100 |  | 50 | ns |
| thlaz ${ }^{2}$ | thz | HOLD Low to Output High-Z |  | 250 |  | 100 | ns |
| tw | twc | Write Time |  | 10 |  | 5 | ms |

Note: 1. $t_{C H}+t_{C L}$ must never be less than the shortest possible clock period, $1 / \mathrm{f}_{\mathrm{C}}(\max )$
2. Value guaranteed by characterization, not $100 \%$ tested in production.
3. To be characterized.
4. Previous product: identified by Process Identification letter L.
5. Present product: identified by Process Identification letter W or G.

27/40

Table 21. AC Characteristics (M95xxx-W, Device Grade 6)

| Test conditions specified in Table 12. and Table 10. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Alt. | Parameter | Min. ${ }^{4}$ | Max. ${ }^{4}$ | Min. ${ }^{5}$ | Max. ${ }^{5}$ | Unit |
| $\mathrm{f}_{\mathrm{C}}$ | fsck | Clock Frequency | D.C. | 2 | D.C. | 5 | MHz |
| tsLCH | tcss1 | $\overline{\text { S Active Setup Time }}$ | 200 |  | 90 |  | ns |
| tshCH | tcss2 | $\overline{\mathrm{S}}$ Not Active Setup Time | 200 |  | 90 |  | ns |
| tshSL | tcs | $\overline{\text { S }}$ Deselect Time | 200 |  | 100 |  | ns |
| tchsh | tcSH | $\overline{\text { S Active Hold Time }}$ | 200 |  | 90 |  | ns |
| tchst |  | $\overline{\text { S Not Active Hold Time }}$ | 200 |  | 90 |  | ns |
| $\mathrm{tcH}^{1}$ | $\mathrm{t}_{\mathrm{CLH}}$ | Clock High Time | 200 |  | 90 |  | ns |
| $\mathrm{tcL}^{1}$ | $\mathrm{t}_{\mathrm{CLL}}$ | Clock Low Time | 200 |  | 90 |  | ns |
| $\mathrm{tclCH}^{2}$ | $t_{\text {RC }}$ | Clock Rise Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CHCL}}{ }^{2}$ | $\mathrm{t}_{\text {FC }}$ | Clock Fall Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| tdvch | tosu | Data In Setup Time | 40 |  | 20 |  | ns |
| $\mathrm{t}_{\text {chDx }}$ | $t_{\text {DH }}$ | Data In Hold Time | 50 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{HHCH}}$ |  | Clock Low Hold Time after HOLD not Active | 140 |  | 70 |  | ns |
| thlch |  | Clock Low Hold Time after HOLD Active | 90 |  | 40 |  | ns |
| tcLHL |  | Clock Low Set-up Time before HOLD Active | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {CLHH }}$ |  | Clock Low Set-up Time before HOLD not Active | 0 |  | 0 |  | ns |
| tSHQz ${ }^{2}$ | tDIS | Output Disable Time |  | 250 |  | 100 | ns |
| tclev | tv | Clock Low to Output Valid |  | 150 |  | 60 | ns |
| tclax | tho | Output Hold Time | 0 |  | 0 |  | ns |
| $\mathrm{taLQH}^{2}$ | tro | Output Rise Time |  | 100 |  | 50 | ns |
| $\mathrm{t}_{\text {QHQL }}{ }^{2}$ | $\mathrm{t}_{\text {FO }}$ | Output Fall Time |  | 100 |  | 50 | ns |
| thHov | tLz | $\overline{\text { HOLD }}$ High to Output Valid |  | 100 |  | 50 | ns |
| $\mathrm{thLQz}^{2}$ | thz | HOLD Low to Output High-Z |  | 250 |  | 100 | ns |
| tw | twc | Write Time |  | 10 |  | 5 | ms |

Note: 1. $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ must never be less than the shortest possible clock period, $1 / \mathrm{fc}(\mathrm{max})$
2. Value guaranteed by characterization, not $100 \%$ tested in production.
3. To be characterized.
4. Previous product: identified by Process Identification letter L.
5. Present product: identified by Process Identification letter W or G.

Table 22. AC Characteristics (M95xxx-W, Device Grade 3)

| Test conditions specified in Table 12. and Table 10. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Alt. | Parameter | Min. ${ }^{4}$ | Max. ${ }^{4}$ | Min. ${ }^{5}$ | Max. ${ }^{5}$ | Unit |
| $\mathrm{f}_{\mathrm{C}}$ | fsck | Clock Frequency | D.C. | 2 | D.C. | 5 | MHz |
| tstch | tcss1 | $\overline{\text { S Active Setup Time }}$ | 200 |  | 90 |  | ns |
| tshCH | tcss2 | $\overline{\text { S }}$ Not Active Setup Time | 200 |  | 90 |  | ns |
| tshsL | tcs | $\overline{\text { S }}$ Deselect Time | 200 |  | 100 |  | ns |
| tchsh | tcSH | $\overline{\text { S Active Hold Time }}$ | 200 |  | 90 |  | ns |
| tchst |  | $\overline{\text { S Not Active Hold Time }}$ | 200 |  | 90 |  | ns |
| $\mathrm{tcH}^{1}$ | tcLH | Clock High Time | 200 |  | 90 |  | ns |
| $\mathrm{tcL}^{1}$ | $\mathrm{t}_{\mathrm{CLL}}$ | Clock Low Time | 200 |  | 90 |  | ns |
| $\mathrm{tclCH}^{2}$ | $t_{\text {RC }}$ | Clock Rise Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CHCL}}{ }^{2}$ | $\mathrm{t}_{\text {FC }}$ | Clock Fall Time |  | 1 |  | 1 | $\mu \mathrm{s}$ |
| tDVCH | tosu | Data In Setup Time | 40 |  | 20 |  | ns |
| tchDx | $t_{\text {DH }}$ | Data In Hold Time | 50 |  | 30 |  | ns |
| thech |  | Clock Low Hold Time after HOLD not Active | 140 |  | 70 |  | ns |
| thlch |  | Clock Low Hold Time after HOLD Active | 90 |  | 40 |  | ns |
| tclut |  | Clock Low Set-up Time before HOLD Active | 0 |  | 0 |  | ns |
| tclur |  | Clock Low Set-up Time before $\overline{\text { HOLD }}$ not Active | 0 |  | 0 |  | ns |
| $\mathrm{tsHQz}^{2}$ | tDIS | Output Disable Time |  | 250 |  | 100 | ns |
| tclav | tv | Clock Low to Output Valid |  | 150 |  | 60 | ns |
| tclex | tho | Output Hold Time | 0 |  | 0 |  | ns |
| $\mathrm{tQLQH}^{2}$ | tro | Output Rise Time |  | 100 |  | 50 | ns |
| $\mathrm{t}_{\text {QHQL }}{ }^{2}$ | $\mathrm{t}_{\text {FO }}$ | Output Fall Time |  | 100 |  | 50 | ns |
| theqv | tLz | $\overline{\text { HOLD High to Output Valid }}$ |  | 100 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{HLQz}}{ }^{2}$ | thz | $\overline{\text { HOLD Low to Output High-Z }}$ |  | 250 |  | 100 | ns |
| tw | twc | Write Time |  | 10 |  | 5 | ms |

Note: 1. $t_{C H}+t_{C L}$ must never be less than the shortest possible clock period, $1 / \mathrm{f}_{\mathrm{C}}(\max )$
2. Value guaranteed by characterization, not $100 \%$ tested in production.
3. To be characterized.
4. Previous product: identified by Process Identification letter L.
5. Present product: identified by Process Identification letter W or G.

Table 23. AC Characteristics (M95xxx-R)

| Test conditions specified in Table 12. and Table 11. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Alt. | Parameter | Min. ${ }^{4,5}$ | Max. ${ }^{4,5}$ | Unit |
| $\mathrm{f}_{\mathrm{C}}$ | fsck | Clock Frequency | D.C. | 2 | MHz |
| tstch | tcss 1 | $\overline{\text { S Active Setup Time }}$ | 200 |  | ns |
| tshCH | tcss2 | $\overline{\text { S }}$ Not Active Setup Time | 200 |  | ns |
| tshSL | tcs | $\overline{\text { S Deselect Time }}$ | 200 |  | ns |
| tchsh | tcse | S Active Hold Time | 200 |  | ns |
| tchsL |  | $\overline{\text { S }}$ Not Active Hold Time | 200 |  | ns |
| $\mathrm{tcH}^{1}$ | ${ }^{\text {t CLH }}$ | Clock High Time | 200 |  | ns |
| $\mathrm{tcL}^{1}$ | $\mathrm{t}_{\text {cle }}$ | Clock Low Time | 200 |  | ns |
| $\mathrm{tCLCH}^{2}$ | $t_{\text {RC }}$ | Clock Rise Time |  | 1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{CHCL}}{ }^{2}$ | $\mathrm{t}_{\text {FC }}$ | Clock Fall Time |  | 1 | $\mu \mathrm{s}$ |
| tDVCH | tosu | Data In Setup Time | 40 |  | ns |
| tchDx | $\mathrm{t}_{\text {DH }}$ | Data In Hold Time | 50 |  | ns |
| thech |  | Clock Low Hold Time after HOLD not Active | 140 |  | ns |
| thlch |  | Clock Low Hold Time after HOLD Active | 90 |  | ns |
| tclit |  | Clock Low Set-up Time before HOLD Active | 0 |  | ns |
| tclih |  | Clock Low Set-up Time before HOLD not Active | 0 |  | ns |
| tshaz $^{2}$ | tDIS | Output Disable Time |  | 250 | ns |
| tclav | tv | Clock Low to Output Valid |  | 150 | ns |
| tclax | tho | Output Hold Time | 0 |  | ns |
| $\mathrm{t}_{\text {QLQH }}{ }^{2}$ | tro | Output Rise Time |  | 100 | ns |
| $\mathrm{t}_{\text {QHQL }}{ }^{2}$ | $\mathrm{t}_{\text {FO }}$ | Output Fall Time |  | 100 | ns |
| tHHQV | tLz | $\overline{\text { HOLD High to Output Valid }}$ |  | 100 | ns |
| thLQz ${ }^{2}$ | thz | HOLD Low to Output High-Z |  | 250 | ns |
| tw | twc | Write Time |  | 10 | ms |

Note: 1. $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ must never be less than the shortest possible clock period, $1 / \mathrm{f}_{\mathrm{C}}(\max )$
2. Value guaranteed by characterization, not $100 \%$ tested in production.
3. To be characterized.
4. This product is under development. For more information, please contact your nearest ST sales office.
5. This is preliminary data.

Figure 15. Serial Input Timing


Figure 16. Hold Timing


Figure 17. Output Timing


## PACKAGE MECHANICAL

Figure 18. PDIP8 - 8 pin Plastic DIP, 0.25mm lead frame, Package Outline


Note: Drawing is not to scale.
Table 24. PDIP8 - 8 pin Plastic DIP, 0.25 mm lead frame, Package Mechanical Data

| Symb. | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ. | Min. | Max. | Typ. | Min. | Max. |
| A |  |  | 5.33 |  |  | 0.210 |
| A1 |  | 0.38 |  |  | 0.015 |  |
| A2 | 3.30 | 2.92 | 4.95 | 0.130 | 0.115 | 0.195 |
| b | 0.46 | 0.36 | 0.56 | 0.018 | 0.014 | 0.022 |
| b2 | 1.52 | 1.14 | 1.78 | 0.060 | 0.045 | 0.070 |
| c | 0.25 | 0.20 | 0.36 | 0.010 | 0.008 | 0.014 |
| D | 9.27 | 9.02 | 10.16 | 0.365 | 0.355 | 0.400 |
| E | 7.87 | 7.62 | 8.26 | 0.310 | 0.300 | 0.325 |
| E1 | 6.35 | 6.10 | 7.11 | 0.250 | 0.240 | 0.280 |
| e | 2.54 | - | - | 0.100 | - | - |
| eA | 7.62 | - | - | 0.300 | - | - |
| eB |  |  | 10.92 |  |  | 0.430 |
| L | 3.30 | 2.92 | 3.81 | 0.130 | 0.115 | 0.150 |

$33 / 40$

Figure 19. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Package Outline


Note: Drawing is not to scale.

Table 25. SO8 narrow - 8 lead Plastic Small Outline, 150 mils body width, Mechanical Data

| Symbol | millimeters |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A |  | 1.35 | 1.75 |  | 0.053 | 0.069 |
| A1 |  | 0.10 | 0.25 |  | 0.004 | 0.010 |
| A2 |  | 1.10 | 1.65 |  | 0.043 | 0.065 |
| B |  | 0.33 | 0.51 |  | 0.013 | 0.020 |
| C |  | 0.19 | 0.25 |  | 0.007 | 0.010 |
| D |  | 4.80 | 5.00 |  | 0.189 | 0.197 |
| ddd |  |  | 0.10 |  |  | 0.004 |
| E |  | 3.80 | 4.00 |  | 0.150 | 0.157 |
| e | 1.27 | - | - | 0.050 | - | - |
| H |  | 5.80 | 6.20 |  | 0.228 | 0.244 |
| h |  | 0.25 | 0.50 |  | 0.010 | 0.020 |
| L |  | 0.40 | 0.90 |  | 0.016 | 0.035 |
| $\alpha$ |  | $0^{\circ}$ | $8^{\circ}$ |  | $0^{\circ}$ | $8^{\circ}$ |
| N | 8 |  |  | 8 |  |  |

Figure 20. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Outline


UFDFPN-01

Note: 1. Drawing is not to scale.
2. The central pad (the area E2 by D2 in the above illustration) is pulled, internally, to VSS. It must not be allowed to be connected to any other voltage or signal line on the PCB, for example during the soldering process.

Table 26. UFDFPN8 (MLP8) 8-lead Ultra thin Fine pitch Dual Flat Package No lead 2x3mm², Data

| Symbol | mm |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ. | Min. | Max. | Typ. | Min. | Max. |
| A | 0.55 | 0.50 | 0.60 | 0.022 | 0.020 | 0.024 |
| A1 |  | 0.00 | 0.05 |  | 0.000 | 0.002 |
| b | 0.25 | 0.20 | 0.30 | 0.010 | 0.008 | 0.012 |
| D | 2.00 |  |  | 0.079 |  |  |
| D2 |  | 1.55 | 1.65 |  | 0.061 | 0.065 |
| ddd |  |  | 0.05 |  |  | 0.002 |
| E | 3.00 |  |  | 0.25 |  | 0.118 |
| E2 |  | 0.15 | - | 0.020 | - | - |
| e | 0.50 | - | 0.50 | 0.018 | 0.016 | 0.020 |
| L | 0.45 | 0.40 |  | 0.15 |  |  |
| L1 |  |  |  |  |  | 0.006 |
| L3 |  | 0.30 |  | 8 |  |  |
| N | 8 |  |  |  | 0.012 |  |

$35 / 40$

Figure 21. TSSOP8 - 8 lead Thin Shrink Small Outline, Package Outline


Note: Drawing is not to scale.
Table 27. TSSOP8 - 8 lead Thin Shrink Small Outline, Package Mechanical Data

| Symbol | millimeters |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A |  |  | 1.200 |  |  | 0.0472 |
| A1 |  | 0.050 | 0.150 |  | 0.0020 | 0.0059 |
| A2 | 1.000 | 0.800 | 1.050 | 0.0394 | 0.0315 | 0.0413 |
| b |  | 0.190 | 0.300 |  | 0.0075 | 0.0118 |
| c |  | 0.090 | 0.200 |  | 0.0035 | 0.0079 |
| CP |  |  | 0.100 |  |  | 0.0039 |
| D | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| e | 0.650 | - | - | 0.0256 | - | - |
| E | 6.400 | 6.200 | 6.600 | 0.2520 | 0.2441 | 0.2598 |
| E1 | 4.400 | 4.300 | 4.500 | 0.1732 | 0.1693 | 0.1772 |
| L | 0.600 | 0.450 | 0.750 | 0.0236 | 0.0177 | 0.0295 |
| L1 | 1.000 |  |  | 0.0394 |  |  |
| $\alpha$ |  | $0^{\circ}$ | $8^{\circ}$ |  | $0^{\circ}$ | $8^{\circ}$ |
| N | 8 |  |  | 8 |  |  |

Figure 22. TSSOP8 3x3mm² - 8 lead Thin Shrink Small Outline, $3 \times 3 \mathrm{~mm}^{2}$ body size, Package Outline


Note: Drawing is not to scale.
Table 28. TSSOP8 3x3mm²-8 lead Thin Shrink Small Outline, 3x3mm² body size, Mechanical Data

| Symbol | millimeters |  |  | inches |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Typ | Min | Max | Typ | Min | Max |
| A |  |  | 1.100 |  |  | 0.0433 |
| A1 |  | 0.050 | 0.150 |  | 0.0020 | 0.0059 |
| A2 | 0.850 | 0.750 | 0.950 | 0.0335 | 0.0295 | 0.0374 |
| b |  | 0.250 | 0.400 |  | 0.0098 | 0.0157 |
| c |  | 0.130 | 0.230 |  | 0.0051 | 0.0091 |
| D | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| E | 4.900 | 4.650 | 5.150 | 0.1929 | 0.1831 | 0.2028 |
| E1 | 3.000 | 2.900 | 3.100 | 0.1181 | 0.1142 | 0.1220 |
| e | 0.650 | - | - | 0.0256 | - | - |
| CP |  |  | 0.100 |  |  | 0.0039 |
| L | 0.550 | 0.400 | 0.700 | 0.0217 | 0.0157 | 0.0276 |
| L1 | 0.950 |  |  | 0.0374 |  |  |
| $\alpha$ |  | $0^{\circ}$ | $6^{\circ}$ |  | $0^{\circ}$ | $6^{\circ}$ |
| N | 8 |  |  | 8 |  |  |

$37 / 40$

## PART NUMBERING

Table 29. Ordering Information Scheme


Note: 1. ST strongly recommends the use of the Automotive Grade devices for use in an automotive environment. The High Reliability Certified Flow (HRCF) is described in the quality note QNEE9801. Please ask your nearest ST sales office for a copy.
2. TSSOP8, 169 mil width, package is not available for the M95160 identified by the process identification letter L.
3. TSSOP8, $3 \times 3 \mathrm{~mm}$ body size, package is available for the M95080 series only.
4. Used only for Device Grade 3

For a list of available options (speed, package, device, please contact your nearest ST Sales Ofetc.) or for further information on any aspect of this fice.

Table 30. How to Identify Present and Previous Products by the Process Identification Letter

| Markings on Present Products $^{\mathbf{1}}$ | Markings on Previous Products $^{\mathbf{1}}$ |
| :---: | :---: |
| 95160 W 6 | 95160 W 6 |
| AYWWW (or AYWWG) | AYWWL |

Note: 1. This example comes from the S08 package. Other packages have similar information. For further information, please ask your ST Sales Office for Process Change Notice PCN MPG/EE/0034 (PCEE0034).

## REVISION HISTORY

Table 31. Document Revision History

| Date | Rev. | Description of Revision |
| :---: | :---: | :--- |
| 19-Jul-2001 | 1.0 | Document written from previous M95640/320/160/080 datasheet |
| 06-Feb-2002 | 1.1 | Announcement made of planned upgrade to 10 MHz clock for the $5 \mathrm{~V},-40$ to $85^{\circ} \mathrm{C}$, range |
| 18-Oct-2002 | 1.2 | TSSOP8 (3x3mm body size, MSOP8) package added |
| 04-Nov-2002 | 1.3 | New products, identified by the process letter W, added |
| 13-Nov-2002 | 1.4 | Correction to footnote in Ordering Information table |
| 21-Nov-2003 | 2.0 | Table of contents, and Pb-free options added. VIL(min) improved to -0.45V |
| 08-Jun-2004 | 3.0 | MLP8 package added. Absolute Maximum Ratings for $\mathrm{V}_{\text {IO }}(\mathrm{min})$ and $\mathrm{V}_{\mathrm{CC}}(\mathrm{min})$ improved. <br> Soldering temperature information clarified for RoHS compliant devices. Device Grade 3 <br> clarified, with reference to HRCF and automotive environments. Process identification letter <br> "G" information added. SO8 narrow and TSSOP8 Package mechanical specifications updated. |
| 07-Oct-2004 | 4.0 | Product List summary table added. AEC-Q100-002 compliance. tHHQX corrected to tHHQV. <br> 10MHz, 5ms Write is now the present product. tCH+tCL<1/fC constraint clarified |

39/40

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners
© 2004 STMicroelectronics - All rights reserved
STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

## www.st.com

