

# LMP7731

# 2.9 nV/sqrt(Hz) Low Noise, Precision, RRIO Amplifier

# **General Description**

The LMP7731 is a single, low noise, rail-to-rail input and output, low voltage amplifier. The LMP7731 is part of the LMP® precision amplifier family and is ideal for precision and low noise applications with low voltage requirements.

This operational amplifier offers low voltage noise of 2.9 nV/ √Hz with a 1/f corner of only 3 Hz. The LMP7731 has bipolar input stages with a bias current of only 1.5 nA. This low input bias current, complemented by the very low level of voltage noise, makes the LMP7731 an excellent choice for photometry applications.

The LMP7731 provides a wide GBW of 22 MHz while consuming only 2 mA of current. This high gain bandwidth along with the high open loop gain of 130 dB enables accurate signal conditioning in applications with high closed loop gain requirements.

The LMP7731 has a supply voltage range of 1.8V to 5.5V, making it an ideal choice for battery operated portable applications.

The LMP7731 is offered in the space saving 5-Pin SOT-23 and 8-Pin SOIC packages.

### **Features**

(Typical values,  $T_A = 25^{\circ}C$ ,  $V_S = 5V$ )


Input voltage	noise
f _ 2 U z	


-	iliput voitage lioise	
	f = 3 Hz	3.3 nV/√Hz
	f = 1 kHz	2.9 nV/√Hz
•	CMRR	130 dB
	Open loop gain	130 dB
•	GBW	22 MHz
•	Slew rate	2.4 V/µs
	THD @ f = 10 kHz, $A_V = +1$ , $R_L = 2 k\Omega$	0.001%
•	Supply current per channel	2.2 mA
•	Supply voltage range	1.8V to 5.5V
•	Operating temperature range	-40°C to 125°C
•	Input bias current	±1.5 nA
	RRIO	

## **Applications**

- Gas analysis instruments
- Photometric instrumentation
- Medical instrumentation

# **Typical Performance Characteristics**





LMP® is a registered trademark of National Semiconductor Corporation.

# **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance (Note 2) Human Body Model

Inputs pins only 2000V
All other pins 2000V
Machine Model 200V
Charge Device Model 1000V

A. Differential 200V

 $V_{IN}$  Differential  $\pm 2V$  Supply Voltage ( $V_S = V^+ - V^-$ ) 6.0V

Storage Temperature Range -65°C to 150°C

Junction Temperature (Note 3) +150°C max

Soldering Information

Infrared or Convection (20 sec) 235°C

Wave Soldering Lead Temp. (10 sec) 260°C

# **Operating Ratings** (Note 1)

Temperature Range  $-40^{\circ}$ C to 125°C Supply Voltage (V<sub>S</sub> = V<sup>+</sup> – V<sup>-</sup>) 1.8V to 5.5V

Package Thermal Resistance (θ<sub>ΙΑ</sub>)

5-Pin SOT-23 265°C/W 8-Pin SOIC 190°C/W

# 2.5V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 2.5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10$  k $\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>os</sub>	Input Offset Voltage (Note 7)	V <sub>CM</sub> = 2.0V		±9	±500 ± <b>600</b>	\/
		V <sub>CM</sub> = 0.5V		±9	±500 ± <b>600</b>	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 2.0V		±0.5	±5.5	μV/°C
	Imput Offset Voltage Temperature Difft	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μν/ Ο
1	Input Bias Current	V <sub>CM</sub> = 2.0V		±1	±30 ± <b>45</b>	nΔ
I <sub>B</sub>	Input Blas Current	V <sub>CM</sub> = 0.5V		±12	±50 <b>±75</b>	nA
I <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 2.0V		±1	±50 <b>±75</b>	nA
		V <sub>CM</sub> = 0.5V		±11	±60 ± <b>80</b>	
TCI <sub>OS</sub>	Input Offset Current Drift	V <sub>CM</sub> = 0.5V and V <sub>CM</sub> = 2.0V		0.0474		nA/°C
01100	Common Mode Rejection Ratio	$0.15V \le V_{CM} \le 0.7V$ $0.23V \le V_{CM} \le 0.7V$	101 <b>89</b>	120		
CMRR		$1.5V \le V_{CM} \le 2.35V$ $1.5V \le V_{CM} \le 2.27V$	105 <b>99</b>	129		dB
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V			dB	
		1.8V ≤ V+ ≤ 5.5V		117		
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		2.5	V
^	On and I am Walkana On in	$R_L = 10 \text{ k}\Omega \text{ to V}^{+/2}$ $V_{OUT} = 0.5V \text{ to } 2.0V$	112 <b>104</b>	130		-ID
A <sub>VOL</sub>	Open Loop Voltage Gain	$R_L = 2 \text{ k}\Omega \text{ to V}^{+/2}$ $V_{OUT} = 0.5V \text{ to } 2.0V$	109 <b>90</b>	119		dB

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		4	50 <b>75</b>		
V		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		13	50 <b>75</b>	mV from	
V <sub>OUT</sub>	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		6	50 <b>75</b>	either rail	
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		9	50 <b>75</b>		
		Sourcing, V <sub>OUT</sub> = V+/2	22	31			
ı	Output Current	$V_{IN}$ (diff) = 100 mV	12			mΛ	
Гоит	Output Current	Sinking, V <sub>OUT</sub> = V+/2	15	44		mA	
		$V_{IN}$ (diff) = $-100 \text{ mV}$	10				
I <sub>S</sub>	Supply Current (Per Channel)	V <sub>CM</sub> = 2.0V		2.0	2.7 <b>3.4</b>	A	
		V <sub>CM</sub> = 0.5V		2.3	3.1 <b>3.9</b>	mA	
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V}^{+/2}, V_O = 2 V_{PP}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		21		MHz	
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		14		dB	
Φ <sub>M</sub>	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		60		deg	
	L. I B. C. L.	Differential Mode		38		kΩ	
$R_{IN}$	Input Resistance	Common Mode		151		ΜΩ	
THD+N	Total Harmonic Distortion + Noise	A <sub>V</sub> = 1, f = 1 kHz, Amplitude = 1V		0.002		%	
	Input Deferred Voltage Noice Deveits	f = 1 kHz, V <sub>CM</sub> = 2.0V		3		N/11	
$e_n$	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		3		nV/√Hz	
	Input Voltage Noise	0.1 Hz to 10 Hz		75		nV <sub>PP</sub>	
	Input Deferred Current Noice Descit	f = 1 kHz, V <sub>CM</sub> = 2.0V		1.1		. 6.4/11	
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.3		pA/√Hz	

# 3.3V Electrical Characteristics (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A$  = 25°C,  $V^+$  = 3.3V,  $V^-$  = 0V,  $V_{CM}$  = V+/2,  $R_L$  > 10 k $\Omega$  to V+/2. **Bold-face** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
V <sub>OS</sub> Input Offset \( (Note 7)	Input Offset Voltage	V <sub>CM</sub> = 2.5V		±6	±500 ± <b>600</b>	/
	(Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV
TCV <sub>os</sub>	Innuit Official Voltage Temperature Duitt	V <sub>CM</sub> = 2.5V		±0.5	±5.5	\//°C
input Offset Voltage Temperature	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μV/°C
		V <sub>CM</sub> = 2.5V		±1.5	±30 ± <b>45</b>	n A
I <sub>B</sub> Input Bias Current	Input bias Guiterit	V <sub>CM</sub> = 0.5V		±13	±50 <b>±77</b>	nA
I <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 2.5V		±1	±50 <b>±70</b>	nA
		V <sub>CM</sub> = 0.5V		±11	±60 ± <b>80</b>	I IIA

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 2.5V$		0.048		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120			
OMPR	O Mark Britain Britain	$0.23V \le V_{CM} \le 0.7V$	89			l lo	
CMRR	Common Mode Rejection Ratio	1.5V ≤ V <sub>CM</sub> ≤ 3.15V	105	130		dB	
		1.5V ≤ V <sub>CM</sub> ≤ 3.07V	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5.0V	111 <b>105</b>	129		dB	
		1.8V ≤ V+ ≤ 5.5V		117		]	
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		3.3	V	
		$R_1 = 10 \text{ k}\Omega \text{ to V} + /2$	112	130			
^	Onen Lean Veltage Cain	V <sub>OUT</sub> = 0.5V to 2.8V	104			4D	
$A_{VOL}$	Open Loop Voltage Gain	$R_L = 2 k\Omega$ to V+/2	110	119		dB	
		V <sub>OUT</sub> = 0.5V to 2.8V	92				
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		5	50 <b>75</b>		
V <sub>OUT</sub>	Output Voltage Owing Flight	$R_L = 2 \text{ k}\Omega \text{ to V} + /2$		14	50 <b>75</b>	mV from	
	Output Voltage Swing Low	$R_L = 10 \text{ k}\Omega \text{ to V} + /2$		9	50 <b>75</b>	either rail	
		$R_L = 2 \text{ k}\Omega \text{ to V} + /2$		13	50 <b>75</b>		
	Output Current	Sourcing, V <sub>OUT</sub> = V+/2	28	45			
I <sub>OUT</sub>		V <sub>IN</sub> (diff) = 100 mV	22			mA	
.001		Sinking, V <sub>OUT</sub> = V+/2	25	48			
		$V_{IN}$ (diff) = -100 mV	20				
I <sub>S</sub>	Supply Current (Per Channel)	V <sub>CM</sub> = 2.5V		2.1	2.8 <b>3.5</b>	mA	
		V <sub>CM</sub> = 0.5V		2.4	3.2 <b>4.0</b>		
SR	Slew Rate	$\begin{vmatrix} A_V = +1, \ C_L = 10 \ pF, \ R_L = 10 \ k\Omega \ to \ V^+/2, \\ V_{OUT} = 2 \ V_{PP} \end{vmatrix}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		22		MHz	
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		14		dB	
$\Phi_{M}$	Phase Margin	$C_1 = 20 \text{ pF}, R_1 = 10 \text{ k}\Omega \text{ to V+/2}$		62		deg	
		Differential Mode		38		kΩ	
$R_{IN}$	Input Resistance	Common Mode		151		ΜΩ	
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f = 1$ kHz, Amplitude = 1V,		0.002		%	
	Last Britania Mallina Maria Barria	f = 1 kHz, V <sub>CM</sub> = 2.5V		2.9			
e <sub>n</sub>	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.9		nV/√Hz	
	Input Voltage Noise	0.1 Hz to 10 Hz		65		nV <sub>PP</sub>	
	Innuit Defermed Comment Nation Description	f = 1 kHz, V <sub>CM</sub> = 2.5V		1.1		A / /!!	
i <sub>n</sub>	Input Referred Current Noise Density	f = 1 kHz, V <sub>CM</sub> = 0.5V		2.1		pA/√Hz	

# **5V Electrical Characteristics** (Note 4)

Unless otherwise specified, all limits are guaranteed for  $T_A = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = V^+/2$ ,  $R_L > 10 \text{ k}\Omega$  to  $V^+/2$ . **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units	
	Input Offset Voltage	V <sub>CM</sub> = 4.5V		±6	±500 <b>±600</b>		
V <sub>OS</sub>	(Note 7)	V <sub>CM</sub> = 0.5V		±6	±500 <b>±600</b>	μV	
TCV <sub>os</sub>	Input Offset Voltage Temperature Drift	V <sub>CM</sub> = 4.5V		±0.5	±5.5	μV/°C	
TOVOS	Input Onset Voltage Temperature Drift	V <sub>CM</sub> = 0.5V		±0.2	±5.5	μν/ C	
I_	Input Bias Current	V <sub>CM</sub> = 4.5V		±1.5	±30 <b>±50</b>	nA	
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0.5V		±14	±50 <b>±85</b>	11/4	
ı	Input Offcet Current	V <sub>CM</sub> = 4.5V		±1	±50 <b>±70</b>	nA	
l <sub>os</sub>	Input Offset Current	V <sub>CM</sub> = 0.5V		±11	±65 <b>±80</b>	IIA	
TCI <sub>OS</sub>	Input Offset Current Drift	$V_{CM} = 0.5V$ and $V_{CM} = 4.5V$		0.0482		nA/°C	
		$0.15V \le V_{CM} \le 0.7V$	101	120			
CMRR	Common Mode Rejection Ratio	$0.23V \le V_{CM} \le 0.7V$	89			dB	
Civilaia		1.5V ≤ V <sub>CM</sub> ≤ 4.85V	105	130		- dB	
		1.5V ≤ V <sub>CM</sub> ≤ 4.77V	99				
PSRR	Power Supply Rejection Ratio	2.5V ≤ V+ ≤ 5V	111 <b>105</b>	129		dB	
		1.8V ≤ V+ ≤ 5.5V	117				
CMVR	Common Mode Voltage Range	Large Signal CMRR ≥ 80 dB	0		5	V	
_	Open Loop Voltage Gain	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$ $V_{OUT} = 0.5 \text{V to 4.5 V}$	112 <b>104</b>	130			
A <sub>VOL</sub>		$R_L = 2 k\Omega$ to V+/2 $V_{OUT} = 0.5V$ to 4.5V	110 <b>94</b>	119		dB	
	Output Voltage Swing High	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		8	50 <b>75</b>		
.,		$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		24	50 <b>75</b>	mV from	
V <sub>OUT</sub>	Output Valtage Cuire Lou	$R_L = 10 \text{ k}\Omega \text{ to V+/2}$		9	50 <b>75</b>	either rail	
	Output Voltage Swing Low	$R_L = 2 \text{ k}\Omega \text{ to V+/2}$		23	50 <b>75</b>		
		Sourcing, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = 100 mV	33 <b>27</b>	47			
I <sub>OUT</sub>	Output Current	Sinking, V <sub>OUT</sub> = V+/2 V <sub>IN</sub> (diff) = -100 mV	30 <b>25</b>	49		mA	
ı	Supply Current	V <sub>CM</sub> = 4.5V		2.2	3.0 <b>3.7</b>	4	
I <sub>S</sub>	(Per Channel)	V <sub>CM</sub> = 0.5V		2.5	3.4 <b>4.2</b>	mA	
SR	Slew Rate	$A_V = +1, C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V+/2},$ $V_{OUT} = 2 V_{PP}$		2.4		V/µs	
GBW	Gain Bandwidth	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		22		MHz	

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
G <sub>M</sub>	Gain Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		12		dB
$\Phi_{M}$	Phase Margin	$C_L = 20 \text{ pF}, R_L = 10 \text{ k}\Omega \text{ to V} + /2$		65		deg
R <sub>IN</sub>	Input Resistance	Differential Mode		38		kΩ
		Common Mode		151		ΜΩ
THD+N	Total Harmonic Distortion + Noise	$A_V = 1$ , $f = 1$ kHz, Amplitude = 1V		0.001		%
	Input Referred Voltage Noise Density	f = 1 kHz, V <sub>CM</sub> = 4.5V		2.9		nV/√Hz
e <sub>n</sub>		$f = 1 \text{ kHz}, V_{CM} = 0.5V$		2.9		nv/√Hz
	Input Voltage Noise	0.1 Hz to 10 Hz		78		$nV_PP$
	Input Referred Current Noise Density	$f = 1 \text{ kHz}, V_{CM} = 4.5V$		1.1		pA/√Hz
<sup>'</sup> n	Input Referred Current Noise Density	$f = 1 \text{ kHz}, V_{CM} = 0.5V$		2.2		pa// Hz

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.

Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC) Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).

**Note 3:** The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly onto a PC Board.


**Note 4:** Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that  $T_J = T_A$ . No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where  $T_J > T_A$ . Absolute maximum Ratings indicate junction temperature limits beyond which the device maybe permanently degraded, either mechanically or electrically.


**Note 5:** Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.

Note 6: All limits are guaranteed by testing, statistical analysis or design.

Note 7: Ambient production test is performed at 25°C with a variance of ±3°C.

# **Connection Diagrams**






# **Ordering Information**


Package	Part Number	Package Marking Transport Media		NSC Drawing	
	LMP7731MF		1k Units Tape and Reel		
5-Pin SOT-23	LMP7731MFE	AY3A	250 Units Tape an Reel	MF05A	
	LMP7731MFX		3k Units Tape and Reel		
8-Pin SOIC	LMP7731MA	LMP7731MA	95 Units/Rail	M08A	
6-FIII 30IC	LMP7731MAX	LIVIF//STIVIA	2.5k Tape and Reel	IVIOOA	

# **Typical Performance Characteristics** Unless otherwise noted: $T_A = 25^{\circ}C$ , $R_L > 10 \text{ k}\Omega$ , $V_{CM} = V_S/2$ .

### Offset Voltage Distribution




## TCV<sub>OS</sub> Distribution




#### 20175234


#### Offset Voltage Distribution




## TCV<sub>OS</sub> Distribution





### Offset Voltage Distribution




## $\mathsf{TCV}_\mathsf{OS}$ Distribution











#### **PSRR vs. Frequency**




## **TCV<sub>OS</sub> Distribution**




### Offset Voltage vs. Temperature

20175237




## CMRR vs. Frequency




20175256

### Offset Voltage vs. Supply Voltage 0 OFFSET VOLTAGE (μV) -5 **↑** -40°C -10 -15 85°C -20 -25 **∟** 1.5 2 2.5 3 3.5 5 5.5 SUPPLY VOLTAGE (V)


20175242




Offset Voltage vs.  $V_{\rm CM}$ 




**Input Offset Voltage Time Drift** 




Offset Voltage vs.  $V_{\rm CM}$ 





20175245








#### Input Bias Current vs. $V_{\rm CM}$ 100 -125°C $V_S = 5V$ 80 **INPUT BIAS CURRENT (nA)** 60 85°C 40 25°C 20 0 -20 -40 -40°C -60 -80 -100 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 V<sub>CM</sub> (V) 20175227





















20175221

#### **Large Signal Step Response**




**Small Signal Step Response** 




20175223

#### Supply Current vs. Supply Voltage




#### **Output Swing High vs. Supply Voltage**




20175250


### **Output Swing Low vs. Supply Voltage**



## Sinking Current vs, Supply Voltage



### Sourcing Current vs. Supply Voltage



## **Application Information**

#### LMP7731

The LMP7731 is a single, low noise, rail-to-rail input and output, and low voltage amplifier.

The low input voltage noise of only 2.9 nV/ $\sqrt{\rm Hz}$  with a 1/f corner at 3 Hz makes the LMP7731 ideal for sensor applications where DC accuracy is of importance.

The LMP7731 has a high gain bandwidth of 22 MHz. This wide bandwidth enables use of the amplifier at higher gain settings while retaining usable bandwidth for the application. This is particularly beneficial when system designers need to use sensors with very limited output voltage range as it allows larger gains in one stage which in turn increases the signal to noise ratio

The LMP7731 has proprietary input bias cancellation circuitry on the input stages. This allows the LMP7731 to have only about 1.5 nA bias current with a bipolar input stage. This low input bias current, paired with the inherent lower input voltage noise of bipolar input stages makes the LMP7731 an excellent choice for precision applications. The combination of low input bias current, and low input voltage noise enables the user to achieve unprecedented accuracy and higher signal integrity.

National Semiconductor is heavily committed to precision amplifiers and the market segment they serve. Technical support and extensive characterization data are available for sensitive applications or applications with a constrained error budget.

The LMP7731 is offered in the space saving 5-Pin SOT-23 and 8-Pin SOIC packages. These small packages are ideal solutions for area constrained PC boards and portable electronics.


#### INPUT BIAS CURRENT CANCELLATION

The LMP7731 has proprietary input bias current cancellation circuitry on their input stages.

The LMP7731 has rail-to-rail input. This is achieved by having two input stages in parallel. *Figure 1* shows only one of the input stages as the circuitry is symmetrical for both stages.

Figure 1 shows that as the common mode voltage gets closer to one of the extreme ends, current  $I_1$  significantly increases. This increased current shows as an increase in voltage drop across resistor  $R_1$  equal to  $I_1{}^*R_1$  on  $IN^{\downarrow}$  of the amplifier. This voltage contributes to the offset voltage of the amplifier. When common mode voltage is in the mid-range, the transistors are operating in the linear region and  $I_1$  is significantly small. The voltage drop due to  $I_1$  across  $R_1$  can be ignored as it is orders of magnitude smaller than the amplifier's input offset voltage. As the common mode voltage gets closer to one of the rails,

As the common mode voltage gets closer to one of the rails, the offset voltage generated due to  $\rm I_1$  increases and becomes comparable to the amplifiers offset voltage.



**FIGURE 1. Input Bias Current Cancellation** 

#### INPUT VOLTAGE NOISE MEASUREMENT

The LMP7731 has very low input voltage noise. The peak-topeak input voltage noise of the LMP7731 can be measured using the test circuit shown in *Figure 2* 




FIGURE 2. 0.1 Hz to 10 Hz Noise Test Circuit

The frequency response of this noise test circuit at the 0.1 Hz corner is defined by only one zero. The test time for the 0.1 Hz to 10 Hz noise measurement using this configuration should not exceed 10 seconds, as this time limit acts as an

additional zero to reduce or eliminate the noise contributions of noise from frequencies below 0.1 Hz.

Figure 3 shows typical peak-to-peak noise for the LMP7731 measured with the circuit in Figure 2 for the LMP7731.




FIGURE 3. 0.1 Hz to 10 Hz Input Voltage Noise

Measuring the very low peak-to-peak noise performance of the LMP7731, requires special testing attention. In order to achieve accurate results, the device should be warmed up for at least five minutes. This is so that the input offset voltage of the op amp settles to a value. During this warm up period, the offset can typically change by a few  $\mu V$  because the chip temperature increases by about 30°C. If the 10 seconds of the measurement is selected to include this warm up time, some of this temperature change might show up as the measured noise. Figure 4 shows the start-up drift of five typical LMP7731 units.




FIGURE 4. Start-Up Input Offset Voltage Drift

During the peak-to-peak noise measurement, the LMP7731 must be shielded. This prevents offset variations due to airflow. Offset can vary by a few nV due to this airflow and that can invalidate measurements of input voltage noise with a magnitude which is in the same range. For similar reasons, sudden motions must also be restricted in the vicinity of the test area. The feed-through which results from this motion could increase the observed noise value which in turn would invalidate the measurement.

#### **DIODES BETWEEN THE INPUTS**

The LMP7731 has a set of anti-parallel diodes between the input pins as shown in *Figure 5*. These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins. A differential signal larger than the voltage needed to turn on the diodes might cause damage to the diodes. The differential voltage between the input pins should be limited to  $\pm 3$  diode drops or the input current needs to be limited to  $\pm 20$  mA.





FIGURE 5. Anti-Parallel Diodes between Inputs

#### **DRIVING AN ADC**

Analog to Digital Converters, ADCs, usually have a sampling capacitor on their input. When the ADC's input is directly connected to the output of the amplifier a charging current flows from the amplifier to the ADC. This charging current causes a momentary glitch that can take some time to settle. There are different ways to minimize this effect. One way is to slow down the sampling rate. This method gives the amplifier sufficient time to stabilize its output. Another way to minimize the glitch caused by the switch capacitor is to have an external capacitor connected to the input of the ADC. This capacitor is chosen so that its value is much larger than the internal switching capacitor and it will hence provide the voltage needed to quickly and smoothly charge the ADC's sampling capacitor. Since this large capacitor will be loading the output of the amplifier as well, an isolation resistor is needed between the output of the amplifier and this capacitor. The isolation resistor, R<sub>ISO</sub>, separates the additional load capacitance from the output of the amplifier and will also form a low-pass filter and can be designed to provide noise reduction as well as anti-aliasing. The drawback to having  $\boldsymbol{R}_{\text{ISO}}$  is that it reduces signal swing since there is some voltage drop across it.

Figure 6 (a) shows the ADC directly connected to the amplifier. To minimize the glitch in this setting, a slower sample rate needs to be used. Figure 6 (b) shows  $R_{\rm ISO}$  and an external capacitor used to minimize the glitch.








FIGURE 6. Driving an ADC

MF05A (Rev D)

# Physical Dimensions inches (millimeters) unless otherwise noted



5-Pin SOT-23 NS Package Number MF05A



# **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Desig	n Support
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	Audio www.national.com/audio Ap		www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors www.national.com/tempsensors		SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO) www.national.com/wireles		PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com