
## Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
  - Datasheet Describes Mode 0 Operation
- Low-voltage and Standard-voltage Operation
- 1.8 (V<sub>CC</sub> = 1.8V to 5.5V)
- 20MHz Clock Rate (5V)
- 32-byte Page Mode
- Block Write Protection
  - Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-timed Write Cycle (5ms max)
- High Reliability
  - Endurance: One Million Write Cycles
    - Data Retention: 100 Years
- Green (Pb/Halide-free/RoHS Compliant) Packaging Options
- Die Sales: Wafer Form, Tape and Reel, and Bumped Wafers

# Description

The Atmel<sup>®</sup> AT25320B/640B provides 32768-/65536-bits of serial electrically-erasable programmable read-only memory (EEPROM) organized as 4096/8192 words of 8-bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT25320B/640B is available in space-saving 8-lead JEDEC SOIC, 8-lead UDFN, 8-lead XDFN, 8-lead TSSOP, and 8-ball VFBGA packages.

The AT25320B/640B is enabled through the Chip Select pin ( $\overline{CS}$ ) and accessed via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate erase cycle is required before write.





SPI Serial EEPROMs 32K (4096 x 8) 64K (8192 x 8)

# Atmel AT25320B AT25640B

8535F-SEEPR-6/10




Block write protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the  $\overline{WP}$  pin to protect against inadvertent write attempts to the status register. The  $\overline{HOLD}$  pin may be used to suspend any serial communication without resetting the serial sequence.

## 1. Absolute Maximum Ratings\*

Operating Temperature55 C to +125 C
Storage Temperature65.C to +150.C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage 6.25V
DC Output Current 5.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1-1. Block Diagram



# <sup>2</sup> Atmel AT25320B/640B

# Atmel AT25320B/640B

### Table 1-1.Pin Capacitance<sup>(1)</sup>

Applicable over recommended operating range from  $T_A = 25^{\circ}C$ , f = 1.0MHz,  $V_{CC} = +5.0V$  (unless otherwise noted)

Symbol	Test Conditions	Мах	Units	Conditions
C <sub>OUT</sub>	Output Capacitance (SO)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub>	Input Capacitance (CS, SCK, SI, WP, HOLD)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested

#### Table 1-2. DC Characteristics

Applicable over recommended operation	$\mathbf{T} = \mathbf{T} = $		
Annucable over recommended operation	$10 range trom 1 \dots - 40^{\circ}$ $10 \pm 8^{\circ}$	$5 \cdot (\cdot V_{} - \pm 1.8V to \pm 5.5V)$	(IInless otherwise noted)
	q   q   q   q   q   q   q   q   q   q		

Symbol	Parameter	Test Condition		Min	Тур	Мах	Units
V <sub>CC1</sub>	Supply Voltage		1.8		5.5	V	
V <sub>CC2</sub>	Supply Voltage			2.5		5.5	V
V <sub>CC3</sub>	Supply Voltage			4.5		5.5	V
I <sub>CC1</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 20MHz, S	O = Open, Read		7.5	10.0	mA
I <sub>CC2</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 20MHz, S Write	O = Open, Read,		4.0	10.0	mA
I <sub>CC3</sub>	Supply Current	V <sub>CC</sub> = 5.0V at 5MHz, SC Read, Write		4.0	6.0	mA	
I <sub>SB1</sub>	Standby Current	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$	$V_{CC} = 1.8V, \overline{CS} = V_{CC}$			6.0 <sup>(2)</sup>	μA
I <sub>SB2</sub>	Standby Current	$V_{CC} = 2.5V, \overline{CS} = V_{CC}$	$V_{CC} = 2.5V, \overline{CS} = V_{CC}$			7.0 <sup>(2)</sup>	μA
I <sub>SB3</sub>	Standby Current	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$	$V_{CC} = 5.0V, \overline{CS} = V_{CC}$			10.0 <sup>(2)</sup>	μA
IIL	Input Leakage	$V_{IN} = 0V$ to $V_{CC}$		-3.0		3.0	μA
I <sub>OL</sub>	Output Leakage	$V_{IN} = 0V$ to $V_{CC}$ , $T_{AC} = 0$	°C to 70°C	-3.0		3.0	μA
V <sub>IL</sub> <sup>(1)</sup>	Input Low-voltage			-0.6		V <sub>CC</sub> x 0.3	V
$V_{IH}^{(1)}$	Input High-voltage			V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low-voltage		I <sub>OL</sub> = 3.0mA			0.4	V
V <sub>OH1</sub>	Output High-voltage	$3.6V \le V_{CC} \le 5.5V$	I <sub>OH</sub> = -1.6mA	V <sub>CC</sub> - 0.8			V
V <sub>OL2</sub>	Output Low-voltage		I <sub>OL</sub> = 0.15mA			0.2	V
V <sub>OH2</sub>	Output High-voltage	$1.8V \le V_{CC} \le 3.6V$	I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.2			V

Notes: 1.  $V_{\rm IL}$  min and  $V_{\rm IH}$  max are reference only and are not tested

2. Worst case measured at 85°C





#### Table 1-3.AC Characteristics

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
f <sub>scк</sub>	SCK Clock Frequency	4.5–5.5 2.5–5.5 1.8–5.5	0 0 0	20 10 5	MHz
t <sub>RI</sub>	Input Rise Time	4.5–5.5 2.5–5.5 1.8–5.5		2 2 2	μs
t <sub>FI</sub>	Input Fall Time	4.5–5.5 2.5–5.5 1.8–5.5		2 2 2	μs
t <sub>wH</sub>	SCK High Time	4.5–5.5 2.5–5.5 1.8–5.5	20 40 80		ns
t <sub>wL</sub>	SCK Low Time	4.5–5.5 2.5–5.5 1.8–5.5	20 40 80		ns
t <sub>cs</sub>	CS High Time	4.5–5.5 2.5–5.5 1.8–5.5	25 50 100		ns
t <sub>css</sub>	CS Setup Time	4.5–5.5 2.5–5.5 1.8–5.5	25 50 100		ns
t <sub>csH</sub>	CS Hold Time	4.5–5.5 2.5–5.5 1.8–5.5	25 50 100		ns
t <sub>su</sub>	Data In Setup Time	4.5–5.5 2.5–5.5 1.8–5.5	5 10 20		ns
t <sub>H</sub>	Data In Hold Time	4.5–5.5 2.5–5.5 1.8–5.5	5 10 20		ns
t <sub>HD</sub>	HOLD Setup Time	4.5–5.5 2.5–5.5 1.8–5.5	5 10 20		
t <sub>cD</sub>	HOLD Hold Time	4.5–5.5 2.5–5.5 1.8–5.5	5 10 20		ns
t <sub>v</sub>	Output Valid	4.5–5.5 2.5–5.5 1.8–5.5	0 0 0	20 40 80	ns
t <sub>HO</sub>	Output Hold Time	4.5–5.5 2.5–5.5 1.8–5.5	0 0 0		ns

Table 1-3. AC Characteristics (Continued)

Applicable over recommended operating range from  $T_{AI} = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = As$  Specified, CL = 1 TTL Gate and 30pF (unless otherwise noted)

Symbol	Parameter	Voltage	Min	Max	Units
t <sub>LZ</sub>	HOLD to Output Low Z	4.5–5.5 2.5–5.5 1.8–5.5	0 0 0	25 50 100	ns
t <sub>HZ</sub>	HOLD to Output High Z	4.5–5.5 2.5–5.5 1.8–5.5		40 80 200	ns
t <sub>DIS</sub>	Output Disable Time	4.5–5.5 2.5–5.5 1.8–5.5		40 80 200	ns
t <sub>wc</sub>	Write Cycle Time	4.5–5.5 2.5–5.5 1.8–5.5		5 5 5	ms
Endurance <sup>(1)</sup>	3.3V, 25°C, Page Mode		1M		Write Cycles

Note: 1. This parameter is characterized and is not 100% tested

### 2. Serial Interface Description

MASTER: The device that generates the serial clock.

**SLAVE:** Because the Serial Clock pin (SCK) is always an input, the Atmel<sup>®</sup> AT25320B/640B always operates as a slave.

**TRANSMITTER/RECEIVER:** The AT25320B/640B has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

**SERIAL OP-CODE:** After the device is selected with  $\overline{CS}$  going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.

**INVALID OP-CODE:** If an invalid op-code is received, no data will be shifted into the AT25320B/640B, and the serial output pin (SO) will remain in a high impedance state until the falling edge of  $\overline{CS}$  is detected again. This will reinitialize the serial communication.

**CHIP SELECT:** The AT25320B/640B is selected when the  $\overline{CS}$  pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.

**HOLD:** The HOLD pin is used in conjunction with the CS pin to select the AT25320B/640B. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.


**WRITE PROTECT:** The write protect pin ( $\overline{WP}$ ) will allow normal read/write operations when held high. When the WP pin is brought low and WPEN bit is "1", all write operations to the status register are inhibited.  $\overline{WP}$  going low while  $\overline{CS}$  is still low will interrupt a write to the status register. If the internal write cycle has already been initiated,  $\overline{WP}$  going low will have no effect on any write operation to the status register. The  $\overline{WP}$  pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25320B/640B in a system with the





 $\overline{\text{WP}}$  pin tied to ground and still be able to write to the status register. All  $\overline{\text{WP}}$  pin functions are enabled when the WPEN bit is set to "1".





## 3. Functional Description

The Atmel<sup>®</sup> AT25320B/640B is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25320B/640B utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 3-1. All instructions, addresses, and data are transferred with the MSB first and start with a high-tolow CS transition.

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 X011	Read Data from Memory Array
WRITE	0000 X010	Write Data to Memory Array

**Table 3-1.**Instruction Set for the Atmel AT25320B/640B

**WRITE ENABLE (WREN):** The device will power up in the write disable state when V<sub>CC</sub> is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

**WRITE DISABLE (WRDI):** To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin.

**READ STATUS REGISTER (RDSR):** The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection Bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 3-2.	Status Register Format
------------	------------------------

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WPEN	Х	X	Х	BP1	BP0	WEN	RDY

Table 3-3. Read Status Register Bit Definition

Bit	Definition
Bit 0 (RDY)	Bit $0 = "0" (\overline{RDY})$ indicates the device is READY. Bit $0 = "1"$ indicates the write cycle is in progress.
Bit 1 (WEN)	Bit $1 = "0"$ indicates the device is not WRITE ENABLED. Bit $1 = "1"$ indicates the device is write enabled.
Bit 2 (BP0)	See Table 3-4 on page 8.
Bit 3 (BP1)	See Table 3-4 on page 8.
Bits 4–6 are "0"s v	vhen device is not in an internal write cycle.
Bit 7 (WPEN)	See Table 3-5 on page 8.
Bits 0–7 are "1"s c	luring an internal write cycle.





**WRITE STATUS REGISTER (WRSR):** The WRSR instruction allows the user to select one of four levels of protection. The Atmel<sup>®</sup> AT25320B/640B is divided into four array segments. One-quarter, one-half, or all of the memory segments can be protected. Any of the data within any selected segment will therefore be read only. The block write protection levels and corresponding status register control bits are shown in Table 3-4 on page 8.

The three bits BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g., WREN,  $t_{WC}$ , RDSR).

	Status Register Bits		Array Addresses Protected	
Level	BP1	BP0	Atmel AT25320B	Atmel AT25640B
0	0	0	None	None
1(1/4)	0	1	0C00-0FFF	1800–1FFF
2(1/2)	1	0	0800-0FFF	1000–1FFF
3(All)	1	1	0000-0FFF	0000-1FFF

**Table 3-4.**Block Write Protect Bits

The WRSR instruction also allows the user to enable or disable the write protect ( $\overline{WP}$ ) pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the  $\overline{WP}$  pin is low and the WPEN bit is "1". Hardware write protection is disabled when either the  $\overline{WP}$  pin is high or the WPEN bit is "0". When the device is hardware write protected, writes to the status register, including the block protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory that are not block-protected.

Note: When the WPEN bit is hardware write protected, it cannot be changed back to "0" as long as the  $\overline{WP}$  pin is held low.

WPEN	WP	WEN	Protected Blocks	Unprotected Blocks	Status Register
0	Х	0	Protected	Protected	Protected
0	х	1	Protected	Writeable	Writeable
1	Low	0	Protected	Protected	Protected
1	Low	1	Protected	Writeable	Protected
Х	High	0	Protected	Protected	Protected
Х	High	1	Protected	Writeable	Writeable

Table 3-5.WPEN Operation

**READ SEQUENCE (READ):** Reading the AT25320B/640B via the Serial Output (SO) pin requires the following sequence. After the  $\overline{CS}$  line is pulled low to select a device, the read op-code is transmitted via the SI line followed by the byte address to be read (A15–A0, see Table 3-6). Upon completion, any data on the SI line will be ignored. The data (D7–D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the  $\overline{CS}$  line should be driven high after the data comes out. The read sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous read cycle.

# Atmel AT25320B/640B

8

WRITE SEQUENCE (WRITE): In order to program the Atmel<sup>®</sup> AT25320B/640B, two separate instructions must be executed. First, the device *must be write enabled* via the WREN instruction. Then a write (WRITE) instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the block write protection level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A write instruction requires the following sequence. After the  $\overline{CS}$  line is pulled low to select the device, the WRITE op-code is transmitted via the SI line followed by the byte address (A15–A0) and the data (D7–D0) to be programmed (see Table 3-6). Programming will start after the  $\overline{CS}$  pin is brought high. The low-to-high transition of the  $\overline{CS}$  pin must occur during the SCK low-time immediately after clocking in the D0 (LSB) data bit.

The READY/BUSY status of the device can be determined by initiating a read status register (RDSR) instruction. If Bit 0 = "1", the write cycle is still in progress. If Bit 0 = "0", the write cycle has ended. Only the RDSR instruction is enabled during the write programming cycle.

The AT25320B/640B is capable of a 32-byte page write operation. After each byte of data is received, the five loworder address bits are internally incremented by one; the high-order bits of the address will remain constant. If more than 32-bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25320B/640B is automatically returned to the write disable state at the completion of a write cycle.

Note: If the device is not write-enabled (WREN), the device will ignore the write instruction and will return to the standby state, when  $\overline{CS}$  is brought high. A new  $\overline{CS}$  falling edge is required to reinitiate the serial communication.


Address	Atmel AT25320B	Atmel AT25640B	
A <sub>N</sub>	A <sub>11</sub> -A <sub>0</sub>	A <sub>12</sub> -A <sub>0</sub>	
Don't Care Bits	A <sub>15</sub> –A <sub>12</sub>	A <sub>15</sub> –A <sub>13</sub>	


Table 3-6.Address Kev	Table	3-6.	Address Key
-----------------------	-------	------	-------------






## 4. Timing Diagrams










#### Figure 4-2. WREN Timing


















#### Figure 4-7. WRITE Timing







### 5. Ordering Code Detail







### 6. Part Markings

### 6.1 Atmel AT25320B

### AT25320B-SSHL

Top Mark Seal Year | Seal Week | | | |---|---|---|---|---|---| A T M L H Y W W |---|--|--|--|---|---| 5 B B L @ |---|--|--|--|---|---| \* LOT NUMBER |---|---|---|---|---|---| | PIN 1 INDICATOR (DOT)

@ = Country	of	Ass′y				
Y = SEAL YE	AR		WW	=	SEAL	WEEK
6:2006	0:	2010	02	=	Week	2
7:2007	1:	2011	04	=	Week	4
8:2008	2:	2012	::	:	::::	:
9:2009	3:	2013	::	:	::::	::
			50	=	Week	50
			52	=	Week	52

### AT25320B-XHL

Top Mark PIN 1 INDICATOR (DOT)	@ = Count:	ry of Ass'y	
	Y = SEAL Y	YEAR	WW =
*	8:2008	2: 2012	02 =
A T H Y W W	9:2009	3: 2013	04 =
	0:2010	4: 2014	:: :
5 B B L @	1:2011	5: 2015	:: :
			50 =
ATMEL LOT NUMBER			52 =

#### AT25320B-MAHL

Top Mark

	Y = YEAR OF ASSEMBLY
	0 = Country of Ass'y
5 B B	XX= ATMEL LOT NUMBER TO COORESPOND
	WITH TRACE CODE LOG BOOK
H L Q	(e.g. $XX = AA$ , $AB$ , $AC$ , $AX$ , $AY AZ$ )
	Y = SEAL YEAR
Y X X	6:2006 0:2010
	7:2007 1:2011
*	8:2008 2:2012
	9:2009 3:2013
PIN 1 INDICATOR (DOT)	

#### AT25320B-MEHL

Top Mark

```
|---|---|

5 B B

|---|---|

H L @

|---|---|

Y X X

|---|---|

*

PIN 1 INDICATOR (DOT)
```

```
Y = YEAR OF ASSEMBLY
@ = Country of Ass'y
XX= ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK
(e.g. XX = AA, AB, AC,... AX, AY AZ)
Y = SEAL YEAR
6: 2006 0: 2010
7: 2007 1: 2011
8: 2008 2: 2012
9: 2009 3: 2013
```

### AT25320B-CUL

```
Top Mark
                     B = Country of Origin
|---|---|---|
 5 B B U
                      Y = One Digit Year Code
|---|---|---|
                      M = One Digit Month Code
- m X X
|---|---|---|
 в у м х х
                      XX= TRACE CODE (ATMEL LOT NUMBER TO
                       COORESPOND WITH TRACE CODE LOG BOOK)
 * <-- PIN 1 INDICATOR
                          (e.g. XX = AA, AB, AC,... YZ, ZZ)
                       Y = ONE DIGIT YEAR CODE
                                                M = SEAL MONTH
                        4:2004 7:2007
                                                  (USE ALPHA DESIGNATOR A-L)
                        5:2005
                                 8: 2008
                                                 A = JANUARY
                        6:2006
                                 9: 2009
                                                 B = FEBRUARY
                                                  . . .......
                                                  J = OCTOBER
                                                  K = NOVEMBER
                                                  L = DECEMBER
```





### 6.2 Atmel AT25640B

### AT25640B-SSHL

Top Mark Seal Year | Seal Week @ = Country of Ass'y Y = SEAL YEAR WW = SEAL WEEK |---|---|---|---| 6:2006 0:2010 02 = Week 2 A T M L H Y W W 7:2007 1: 2011 04 = Week 4|---|---|---|---| 8:2008 2: 2012 :: : :::: : 5 C B L Q 9:2009 3: 2013 :: : :::: :: |----|----|----|----| 50 = Week 50\* LOT NUMBER 52 = Week 52|---|---|---|---| PIN 1 INDICATOR (DOT)

### AT25640B-XHL

Top Mark		
PIN 1 INDICATOR (DOT)	0 = Country of Ass'y	
	Y = SEAL YEAR	WW = SEAL WEEK
*	8:2008 2:2012	02 = Week 2
A T H Y W W	9:2009 3:2013	04 = Week 4
	0:2010 4:2014	:: : :::: :
5 C B L @	1:2011 5:2015	:: : :::: ::
		50 = Week 50
ATMEL LOT NUMBER		52 = Week 52

### AT25640B-MAHL

Top Mark

		5 C B	
		H L @	
		У Х Х	
		*	
		1	
PIN	1	INDICATOR (DOT)	

```
Y = YEAR OF ASSEMBLY
@ = Country of Ass'y
XX= ATMEL LOT NUMBER TO COORESPOND
WITH TRACE CODE LOG BOOK
(e.g. XX = AA, AB, AC,... AX, AY AZ)
Y = SEAL YEAR
6:2006 0: 2010
7:2007 1: 2011
8:2008 2: 2012
9:2009 3: 2013
```

#### AT25640B-MEHL

Top Mark

```
      Y = YEAR OF ASSEMBLY

      Y = YEAR OF ASSEMBLY

      XX= ATMEL LOT NUMBER TO COORESPOND

      WITH TRACE CODE LOG BOOK

      Y X X

      Y X X

      Y X X

      Y X X

      Y 2 X X

      Y 3 X

      Y 4 X

      Y 5 C B

      Y 5 C B

      Y 7 X X

      Y 8 SEAL YEAR

      Y 9 SEAL YEAR

      Y 10007

      1

      Y 1

      Y 1

      Y 2

      Y 2

      Y 3

      Y 4

      Y 5

      Y 5

      Y 6

      Y 7

      Y 7

      Y 8

      Y 9

      Y 10006

      Y 10007

      Y 10007

      Y 10008

      Y 10009

      Y 2009

      Y 2013
```

### AT25640B-CUL

```
Top Mark
Top Mark
                      B = Country of Origin
Y = One Digit Year Code
 5 C B U
|---|---|---|
                        M = One Digit Month Code
_ M X X
|---|---|---|
* <-- PTN 1 ****
                        XX= TRACE CODE (ATMEL LOT NUMBER TO
                          COORESPOND WITH TRACE CODE LOG BOOK)
 * <-- PIN 1 INDICATOR
                            (e.g. XX = AA, AB, AC,... YZ, ZZ)
                          Y = ONE DIGIT YEAR CODE
                                                    M = SEAL MONTH
                          4:2004 7:2007
                                                      (USE ALPHA DESIGNATOR A-L)
                                                     A = JANUARY
                          5:2005
                                    8: 2008
                                                     B = FEBRUARY
                          6:2006
                                    9: 2009
                                                      . . .......
                                                      J = OCTOBER
                                                      K = NOVEMBER
                                                      L = DECEMBER
```





## 7. Ordering Codes

### Atmel AT25320B Ordering Information

Ordering Code	Voltage	Package	Operation Range
AT25320B-SSHL-B <sup>(1)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8S1	
AT25320B-SSHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8S1	
AT25320B-XHL-B <sup>(1)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8A2	Lead-free/Halogen-free/
AT25320B-XHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8A2	Industrial Temperature
AT25320B-MAHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8MA2	(–40 to 85°C)
AT25320B-MEHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8ME1	
AT25320B-CUL-T <sup>(2)</sup> (SnAgCu Ball Finish)	1.8V to 5.5V	8U2-1	
AT25320B-WWU11L <sup>(3)</sup>	1.8V to 5.5V	Die Sale	Industrial Temperature (-40 to 85°C)

Note: 1. Bulk delivery in tubes (SOIC and TSSOP 100/tube)

2. Tape and reel delivery (SOIC 4k/reel. TSSOP, UDFN, XDFN and VFBGA 5k/reel)

3. Contact Atmel Sales for Wafer sales

	Package Type	
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)	
8A2	8-lead, 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)	
8MA2	8MA2 8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin, Dual No Lead Package (UDFN)	
8ME1	8-lead (1.8mm x 2.2mm Body) Ultra Leadframe Land Grid Array (XDFN)	
8U2-1	8-lead, 8.35mm x 3.73mm Body, 0.75mm Pitch, VFBGA Package (VFBGA)	

### Atmel AT25640B Ordering Information

Ordering Code	Voltage	Package	Operation Range
AT25640B-SSHL-B <sup>(1)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8S1	
AT25640B-SSHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8S1	
AT25640B-XHL-B <sup>(1)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8A2	Lead-free/Halogen-free/
AT25640B-XHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8A2	Industrial Temperature
AT25640B-MAHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8MA2	(−40 to 85°C)
AT25640B-MEHL-T <sup>(2)</sup> (NiPdAu Lead Finish)	1.8V to 5.5V	8ME1	
AT25640B-CUL-T <sup>(2)</sup> (SnAgCu Ball Finish)	1.8V to 5.5V	8U2-1	
AT25640B-WWU11L <sup>(3)</sup>	1.8V to 5.5V	Die Sale	Industrial Temperature (-40 to 85°C)

Note: 1. Bulk delivery in tubes (SOIC and TSSOP 100/tube)

2. Tape and reel delivery (SOIC 4k/reel. TSSOP, UDFN, XDFN and VFBGA 5k/reel)

3. Contact Atmel Sales for Wafer sales


	Package Type
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2	8-lead, 4.4mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8MA2	8-lead, 2.00mm x 3.00mm Body, 0.50mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (UDFN), (MLP 2x3mm)
8ME1	8-lead (1.8mm x 2.2mm Body) Ultra Leadframe Land Grid Array (XDFN)
8U2-1	8-lead, 8.35mm x 3.73mm Body, 0.75mm Pitch, VFBGA Package (VFBGA)






### 8. Packaging Information

### 8S1 – JEDEC SOIC




8A2 – TSSOP








8MA2 - UDFN



# <sup>22</sup> Atmel AT25320B/640B


8ME1 - XDFN







8U2-1 - VFBGA



# 9. Revision History

Doc. Rev.	Date	Comments
8535F	6/2010	Update 8A2 and 8S1 package drawings Remove Preliminary
8535E	4/2010	Update Ordering Code Detail, Ordering Information, template
8535D	8/2009	Change Catalog Numbering Add new Part Marking Information
8535C	5/2009	Add Part Marking information; changed to Preliminary status.
8535B	7/2008	Modify 'Endurance' parameter on page 6.
8535A	4/2008	Initial document release.





#### Headquarters

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Unit 1-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Europe Atmel Munich GmbH Business Campus, Parkring 4 D-85748 Garching bei Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-31946-21

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN Tel: (+81) 3-3523-3551 Fax: (+81) 3-3523-7581

#### **Product Contact**

Web Site www.atmel.com *Technical Support* s\_eeprom@atmel.com Sales Contact www.atmel.com/contacts

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

#### © 2010 Atmel Corporation. All rights reserved.

Atmel®, Atmel logo and combinations thereof, and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.