AT27BV010

Features

- Fast Read Access Time 70 ns
- Dual Voltage Range Operation Unregulated Battery Power Supply Range, 2.7V to 3.6V or Standard 5V ± 10% Supply Range
- Compatible with JEDEC Standard AT27C010
- Low Power CMOS Operation
 20 μA max. (less than 1 μA typical) Standby for V_{CC} = 3.6V
 29 mW max. Active at 5 MHz for V_{CC} = 3.6V
- JEDEC Standard Packages 32-Lead PLCC 32-Lead TSOP
- High Reliability CMOS Technology 2,000V ESD Protection 200 mA Latchup Immunity
- RapidTM Programming Algorithm 100 μ s/byte (typical)
- CMOS and TTL Compatible Inputs and Outputs JEDEC Standard for LVTTL and LVBO
- JEDEC Standard for LVTTL and LVBG
 Integrated Product Identification Code
- Commercial and Industrial Temperature Ranges

Description


The AT27BV010 is a high performance, low power, low voltage 1,048,576 bit onetime programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It requires only one supply in the range of 2.7V to 3.6V in normal read mode operation, making it ideal for fast, portable systems using either regulated or unregulated battery power.

Atmel's innovative design techniques provide fast speeds that rival 5V parts while keeping the low power consumption of a 3V supply. At V_{CC} = 2.7V, any byte can be accessed in less than 70 ns. With a typical power draw of only 18 mW at 5 MHz and V_{CC} = 3V, the AT27BV010 consumes less than one fifth the power of a standard 5V

(continued)

Pin Configurations

Pin Name	Function
A0 - A16	Addresses
00 - 07	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe
NC	No Connect





1 Megabit (128K x 8) Unregulated *Battery-Voltage*[™] OTP CMOS EPROM

3-23



Description (Continued)

EPROM. Standby mode supply current is typically less than 1 μ A at 3V. The AT27BV010 simplifies system design and stretches battery lifetime even further by eliminating the need for power supply regulation.

The AT27BV010 is available in industry standard JEDECapproved one-time programmable (OTP) plastic PLCC and TSOP packages. All devices feature two-line control ($\overline{(CE, OE)}$) to give designers the flexibility to prevent bus contention.

The AT27BV010 operating with V_{CC} at 3.0V produces TTL level outputs that are compatible with standard TTL logic devices operating at V_{CC} = 5.0V. At V_{CC} = 2.7V, the part is compatible with JEDEC approved low voltage battery operation (LVBO) interface specifications. The device is also capable of standard 5-volt operation making it ideally suited for dual supply range systems or card products that are pluggable in both 3-volt and 5-volt hosts.

Atmel's AT27BV010 has additional features to ensure high quality and efficient production use. The Rapid[™] Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 µs/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages. The AT27BV010 programs exactly the same way as a standard 5V AT27C010 and uses the same programming equipment.

System Considerations

Switching between active and standby conditions via the Chip Enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed data sheet limits, resulting in device non-conformance. At a minimum, a 0.1 μ F high frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V_{CC} and Ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 μ F bulk electrolytic capacitor should be utilized, again connected between the V_{CC} and Ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

AT27BV010

Block Diagram V_{cc} DATA OUTPUTS GND 00 - 07 VPP * * * * * * * * * ŌE OE, CE AND OUTPUT CE PROGRAM LOGIC **BUFFERS** PGM Y DECODER Y-GATING A0 - A16 ADDRESS INPUTS CELL MATRIX X DECODER **IDENTIFICATION**

Absolute Maximum Ratings*

Temperature Under Bias	40°C to +85°C
Storage Temperature	65°C to +125°C
Voltage on Any Pin with Respect to Ground	2.0V to +7.0V ⁽¹⁾
Voltage on A9 with Respect to Ground	2.0V to +14.0V ⁽¹⁾
VPP Supply Voltage with Respect to Ground	2.0V to +14.0V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: 1. Minimum voltage is -0.6V dc which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V dc which may be exceeded if certain precautions are observed (consult application notes) and which may overshoot to +7.0V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	CE	OE	PGM	Ai	VPP	Vcc	Outputs
Read ⁽²⁾	VIL	VIL	X ⁽¹⁾	Ai	Х	V _{CC} ⁽²⁾	Dout
Output Disable (2)	Х	VIH	Х	Х	Х	Vcc ⁽²⁾	High Z
Standby ⁽²⁾	Vih	Х	Х	Х	Х	Vcc ⁽²⁾	High Z
Rapid Program ⁽³⁾	VIL	VIH	VIL	Ai	Vpp	Vcc ⁽³⁾	DIN
PGM Verify ⁽³⁾	VIL	VIL	VIH	Ai	Vpp	Vcc ⁽³⁾	Dout
PGM Inhibit ⁽³⁾	VIH	Х	Х	Х	Vpp	Vcc ⁽³⁾	High Z
Product Identification ^(3, 5)	VIL	VIL	х	$A9 = V_H {}^{(4)}$ $A0 = V_{IH} \text{ or } V_{IL}$ $A1 - A16 = V_{IL}$	х	V _{CC} ⁽³⁾	Identification Code

Notes: 1. X can be V_{IL} or V_{IH} .

- 2. Read, output disable, and standby modes require, $2.7V \le V_{CC} \le 3.6V$, or $4.5V \le V_{CC} \le 5.5V$.
- 3. Refer to Programming Characteristics. Programming modes require $V_{CC} = 6.5V$.

4. $V_H = 12.0 \pm 0.5 V$.

5. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.





DC and AC Operating Conditions for Read Operation

			AT271	BV010	
		-70	-90	-12	-15
Operating Temperature	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
(Case)	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
		2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V	2.7V to 3.6V
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
$V_{CC} = 2$.7V to 3.6V				
ILI	Input Load Current	V _{IN} = 0V to V _{CC}		±1	μA
ILO	Output Leakage Current	V _{OUT} = 0V to V _{CC}		±5	μA
I _{PP1} ⁽²⁾	V _{PP} ⁽¹⁾ Read/Standby Current	VPP = V _{CC}		10	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		20	μA
128		I_{SB2} (TTL), \overline{CE} = 2.0 to V_{CC} + 0.5V		100	μA
Icc	V _{CC} Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, V_{CC} =$	3.6V	8	mA
M.		V _{CC} = 3.0 to 3.6V	-0.6	0.8	V
VIL	Input Low Voltage	V _{CC} = 2.7 to 3.6V	-0.6	0.2 x Vcc	V
	Input Lligh \/oltogo	V _{CC} = 3.0 to 3.6V	2.0	Vcc + 0.5	V
Viн	Input High Voltage	V _{CC} = 2.7 to 3.6V	0.7 x V _{CC}	V _{CC} + 0.5	V
		I _{OL} = 2.0 mA		0.4	V
Vol	UL Output Low Voltage	I _{OL} = 100 μA		0.2	V
		I _{OL} = 20 μA		0.1	V
		I _{OH} = -2.0 mA	2.4		V
Vон	Output High Voltage	Іон = -100 μА	Vcc - 0.2		V
		I _{OH} = -20 μA	V _{CC} - 0.1		V
$V_{CC} = 4$.5V to 5.5V				
ILI	Input Load Current	VIN = 0V to VCC		±1	μΑ
Ilo	Output Leakage Current	Vout = 0V to Vcc		±5	μΑ
I _{PP1} ⁽²⁾	VPP ⁽¹⁾ Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	V _{CC} ⁽¹⁾ Standby Current	I_{SB1} (CMOS), $\overline{CE} = V_{CC} \pm 0.3V$		100	μA
I _{SB}		$\overline{I_{SB2} \text{ (TTL)}}, \overline{CE} = 2.0 \text{ to } V_{CC} + 0.5 \text{V}$		1	mA
lcc	Vcc Active Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}$		25	mA
VIL	Input Low Voltage		-0.6	0.8	V
VIH	Input High Voltage		2.0	V _{CC} + 0.5	V
Vol	Output Low Voltage	loL = 2.1 mA		0.4	V
Vон	Output High Voltage	Іон = -400 μА	2.4		V

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP}, and removed simultaneously with or after V_{PP}.

2. V_{PP} may be connected directly to V_{CC}, except during pro gramming. The supply current would then be the sum of I_{CC} and I_{PP} .

= Preliminary Information

3-26

AT27BV010

AT27BV010


AC Characteristics for Read Operation ($V_{CC} = 2.7V$ to 3.6V and 4.5V to 5.5V)

						AT278	BV01	0			
			_	70	-9	90	-1	12	-1	15	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$		70		90		120		150	ns
tce (2)	CE to Output Delay	$\overline{OE} = V_{IL}$		70		90		120		150	ns
t _{OE} ^(2, 3)	OE to Output Delay	$\overline{CE} = V_{IL}$		50		50		50		60	ns
t _{DF} ^(4, 5)	\overline{OE} or \overline{CE} High to Output Float, which	OE or CE High to Output Float, whichever occurred first				40		40		50	ns
tон	Output Hold from Address, \overline{CE} or \overline{OE} , whichever occurred first				0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Preliminary Information

AC Waveforms for Read Operation ⁽¹⁾




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
 - 2. $\overline{\text{OE}}$ may be delayed up to t_{CE} t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE}.
 - 3. $\overline{\text{OE}}$ may be delayed up to t_{ACC} t_{OE} after the address is valid without impact on t_{ACC}.
- 4. This parameter is only sampled and is not 100% tested.
- 5. Output float is defined as the point when data is no longer driven.






Input Test Waveform and Measurement Level



 t_R , t_F < 20 ns (10% to 90%)

Output Test Load




Pin Capacitance (f = 1 MHz, T = 25° C)⁽¹⁾

	Тур	Max	Units	Conditions
CIN	4	8	pF	$V_{IN} = 0V$
COUT	8	12	pF	$V_{OUT} = 0V$

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.



Programming Waveforms⁽¹⁾



- Notes: 1. The Input Timing Reference is 0.8V for V_{IL} and 2.0V for $V_{IH}.$
 - 2. $t_{\mbox{\scriptsize OE}}$ and $t_{\mbox{\scriptsize DFP}}$ are characteristics of the device but must be accommodated by the programmer.
- 3. When programming the AT27BV010, a 0.1 μ F capacitor is required across V_{PP} and ground to suppress spurious voltage transients.

DC Programming Characteristics

T_{A} = 25 $\pm~$ 5°C, V_{CC} = 6.5 $\pm~$ 0.25V, V_{PP} = 13.0 $\pm~$ 0.25V

		Test	Li		
Symbol	Parameter	Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
VIL	Input Low Level		-0.6	0.8	V
VIH	Input High Level		2.0	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4	V
Vон	Output High Voltage	Іон = -400 μА	2.4		V
ICC2	V _{CC} Supply Current (Program and Verify)			40	mA
IPP2	V _{PP} Supply Current	$\overline{CE} = \overline{PGM} = V_{IL}$		20	mA
VID	A9 Product Identification Voltage		11.5	12.5	V





AC Programming Characteristics

 T_{A} = 25 \pm 5°C, V_{CC} = 6.5 \pm 0.25V, V_{PP} = 13.0 \pm 0.2V

Sym- bol	Parameter Test Conditions* ⁽¹⁾	Lir Min	nits Max	Units
t _{AS}	Address Setup Time	2		μS
tCES	CE Setup Time	2		μS
tOES	OE Setup Time	2		μS
t _{DS}	Data Setup Time	2		μS
tан	Address Hold Time	0		μS
t _{DH}	Data Hold Time	2		μS
tDFP	OE High to Out- put Float Delay ⁽²⁾	0	130	ns
tvps	V _{PP} Setup Time	2		μS
tvcs	V _{CC} Setup Time	2		μS
tpw	PGM Program Pulse Width ⁽³⁾	95	105	μS
tOE	Data Valid from OE		150	ns
t PRT	VPP Pulse Rise Time During Programming	50		ns

*AC Conditions of Test:

Input Rise and Fall Times (10% to 90%)......20 ns Input Pulse Levels.....0.45V to 2.4V Input Timing Reference Level.....0.8V to 2.0V Output Timing Reference Level.....0.8V to 2.0V

- Notes: 1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 - This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven —see timing diagram.
 - 3. Program Pulse width tolerance is 100 $\,\mu\text{sec}\pm$ 5%.

Atmel's 27BV010 Integrated (1) Product Identification Code


Pins				Hex						
Codes	A0	07	O6	O5	04	O3	O2	O1	O 0	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	0	1	0	1	05

Note: 1. The AT27BV010 has the same Product Identification Code as the AT27C010. Both are programming compatible.

AT27BV010

Rapid Programming Algorithm

A 100 μ s PGM pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and V_{PP} is raised to 13.0V. Each address is first programmed with one 100 μ s PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100 μ s pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V_{PP} is then lowered to 5.0V and V_{CC} to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.



3-30



t _{ACC} (ns)			Ordering Code	Package	Operation Range
(115)	Active	Standby	-	-	
70	8	0.02	AT27BV010-70JC AT27BV010-70TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-70JI AT27BV010-70TI	32J 32T	Industrial (-40°C to 85°C)
90	8	0.02	AT27BV010-90JC AT27BV010-90TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-90JI AT27BV010-90TI	32J 32T	Industrial (-40°C to 85°C)
120	8	0.02	AT27BV010-12JC AT27BV010-12TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-12JI AT27BV010-12TI	32J 32T	Industrial (-40°C to 85°C)
150	8	0.02	AT27BV010-15JC AT27BV010-15TC	32J 32T	Commercial (0°C to 70°C)
	8	0.02	AT27BV010-15JI AT27BV010-15TI	32J 32T	Industrial (-40°C to 85°C)

Ordering Information

= Preliminary Information

Package Type						
32J	32 J 32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32T	32 Lead, Plastic Thin Small Outline Package (TSOP)					

