

## 25AA160A/B, 25LC160A/B

## **16K SPI Bus Serial EEPROM**

#### **Device Selection Table**

Part Number	Vcc Range	Page Size	Temp. Ranges	Packages
25LC160A	2.5-5.5V	16 Byte	I,E	P, SN, ST, MS
25AA160A	1.8-5.5V	16 Byte	I	P, SN, ST, MS
25LC160B	2.5-5.5V	32 Byte	I,E	P, SN, ST, MS
25AA160B	1.8-5.5V	32 Byte	I	P, SN, ST, MS

#### Features:

- Max. clock 10 MHz
- · Low-power CMOS technology
- 2048 x 8-bit organization
- 16 byte page ('A' version devices)
- 32 byte page ('B' version devices)
- Write cycle time: 5 ms max.
- · Self-timed erase and write cycles
- · Block write protection:
  - Protect none, 1/4, 1/2 or all of array
- Built-in write protection:
  - Power-on/off data protection circuitry
  - Write enable latch
  - Write-protect pin
- Sequential read
- High reliability:
  - Endurance: 1,000,000 erase/write cycles
  - Data retention: > 200 years
  - ESD protection: > 4000V
- Temperature ranges supported:

<ul> <li>Industrial (I):</li> </ul>	-40°C to +85°C
- Automotive (E):	-40°C to +125°C

### **Pin Function Table**

Function					
Chip Select Input					
Serial Data Output					
Write-Protect					
Ground					
Serial Data Input					
Serial Clock Input					
Hold Input					
Supply Voltage					


#### **Description:**

The Microchip Technology Inc. 25AA160A/B, 25LC160A/B (25XX160A/B<sup>\*</sup>) are 16 Kbit Serial Electrically Erasable PROMs. The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input.

Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts.

The 25XX160A/B is available in standard Pb-free packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead MSOP, and 8-lead TSSOP.

## Package Types (not to scale)



\*25XX160A/B is used in this document as a generic part number for the 25AA160A/B, 25LC160A/B devices.

#### © 2006 Microchip Technology Inc.

## 1.0 ELECTRICAL CHARACTERISTICS

## Absolute Maximum Ratings<sup>(†)</sup>

Vcc	7.0V
All inputs and outputs w.r.t. Vss	-0.6V to Vcc +1.0V
Storage temperature	65°C to 150°C
Ambient temperature under bias	65°C to 125°C
ESD protection on all pins	4 kV

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability.

#### TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS		Industrial (I):TAMB = -40°C to +85°CVCC = 1.8V to 5.5VAutomotive (E):TAMB = -40°C to +125°CVCC = 2.5V to 5.5V				
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
D001	VIH1	High-level input	2.0	Vcc +1	V	Vcc ≥ 2.7V (Note)
D002	VIH2	voltage	0.7 Vcc	Vcc +1	V	Vcc < 2.7V (Note)
D003	VIL1	Low-level input	-0.3	0.8	V	Vcc ≥ 2.7V (Note)
D004	VIL2	voltage	-0.3	0.2 Vcc	V	Vcc < 2.7V (Note)
D005	Vol	Low-level output		0.4	V	IOL = 2.1 mA
D006	Vol	voltage		0.2	V	IOL = 1.0 mA, VCC < 2.5V
D007	Voн	High-level output voltage	Vcc -0.5		V	ІОН = -400 μА
D008	ILI	Input leakage current	_	±1	μA	$\overline{CS}$ = VCC, VIN = VSS TO VCC
D009	ILO	Output leakage current	_	±1	μA	CS = Vcc, Vout = Vss to Vcc
D010	CINT	Internal Capacitance (all inputs and outputs)	_	7	pF	Тамв = 25°С, CLK = 1.0 MHz, Vcc = 5.0V <b>(Note)</b>
D011	ICC Read			6	mA	Vcc = 5.5V; FcLк = 10.0 MHz; SO = Open
		Operating Current	—	2.5	mA	Vcc = 2.5V; FcLк = 5.0 MHz; SO = Open
D012	ICC Write		_	3	mA	Vcc = 5.5V
D013	Iccs	Standby Current	—	5	μA	$\overline{CS}$ = VCC = 5.5V, Inputs tied to VCC or VSS, TAMB = -40°C TO +125°C
			—	1	μA	$\overline{CS}$ = Vcc = 2.5V, Inputs tied to Vcc or Vss, TAMB = -40°C TO +85°C

**Note:** This parameter is periodically sampled and not 100% tested.

DS21807C-page 2

AC CHARACTERISTICS		Industrial (I) Automotive			to +85°C Vcc = 1.8V to 5.5V to +125°C Vcc = 2.5V to 5.5V	
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
1	Fclk	Clock Frequency		10 5 3	MHz MHz MHz	$4.5V \le Vcc \le 5.5V$ $2.5V \le Vcc < 4.5V$ $1.8V \le Vcc < 2.5V$
2	Tcss	CS Setup Time	50 100 150		ns ns ns	$4.5V \le Vcc \le 5.5V$ $2.5V \le Vcc < 4.5V$ $1.8V \le Vcc < 2.5V$
3	Тсѕн	CS Hold Time	100 200 250		ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
4	TCSD	CS Disable Time	50	_	ns	—
5	Tsu	Data Setup Time	10 20 30		ns ns ns	$4.5V \le Vcc \le 5.5V$ $2.5V \le Vcc < 4.5V$ $1.8V \le Vcc < 2.5V$
6	Тно	Data Hold Time	20 40 50		ns ns ns	$4.5V \le Vcc \le 5.5V$ $2.5V \le Vcc < 4.5V$ $1.8V \le Vcc < 2.5V$
7	TR	CLK Rise Time	_	500	ns	(Note 1)
8	TF	CLK Fall Time	_	500	ns	(Note 1)
9	Тні	Clock High Time	50 100 150		ns ns ns	4.5V ≤ VCC ≤ 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
10	Tlo	Clock Low Time	50 100 150		ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
11	TCLD	Clock Delay Time	50	—	ns	—
12	TCLE	Clock Enable Time	50	—	ns	—
13	Τv	Output Valid from Clock Low	— — —	50 100 160	ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
14	Тно	Output Hold Time	0		ns	(Note 1)
15	TDIS	Output Disable Time		40 80 160	ns ns ns	4.5V ≤ Vcc ≤ 5.5V (Note 1) 2.5V ≤ Vcc ≤ 4.5V (Note 1) 1.8V ≤ Vcc ≤ 2.5V (Note 1)
16	Тнѕ	HOLD Setup Time	20 40 80		ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$

#### TABLE 1-2:AC CHARACTERISTICS

Note 1: This parameter is periodically sampled and not 100% tested.

- 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from our web site: www.microchip.com.
- **3:** Twc begins on the rising edge of  $\overline{CS}$  after a valid write sequence and ends when the internal write cycle is complete.

© 2006 Microchip Technology Inc.

#### TABLE 1-2: AC CHARACTERISTICS (CONTINUED)

AC CHARACTERISTICS		Industrial (I): TAMB = $-40^{\circ}$ C to $+85^{\circ}$ C VCC = $1.8$ V to $5.5$ V Automotive (E): TAMB = $-40^{\circ}$ C to $+125^{\circ}$ C VCC = $2.5$ V to $5.5$ V				
Param. No.	Sym.	Characteristic	Min.	Max.	Units	Test Conditions
17	Тнн	HOLD Hold Time	20 40 80		ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
18	THZ	HOLD Low to Output High-Z	30 60 160		ns ns ns	4.5V ≤ Vcc ≤ 5.5V (Note 1) 2.5V ≤ Vcc < 4.5V (Note 1) 1.8V ≤ Vcc < 2.5V (Note 1)
19	Тн∨	HOLD High to Output Valid	30 60 160		ns ns ns	$4.5V \le VCC \le 5.5V$ $2.5V \le VCC < 4.5V$ $1.8V \le VCC < 2.5V$
20	Twc	Internal Write Cycle Time	_	5	ms	(Nоте 3)
21		Endurance	1M	_	E/W Cycles	(Nоте 2)

**Note 1:** This parameter is periodically sampled and not 100% tested.

- 2: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance<sup>™</sup> Model which can be obtained from our web site: www.microchip.com.
- **3:** Twc begins on the rising edge of  $\overline{CS}$  after a valid write sequence and ends when the internal write cycle is complete.


TABLE 1-3:AC TEST CONDITIONS

AC Waveform:					
VLO = 0.2V	—				
VHI = VCC - 0.2V	(Note 1)				
VHI = 4.0V	(Note 2)				
Timing Measurement Reference	e Level				
Input	0.5 Vcc				
Output	0.5 Vcc				


**Note 1:** For VCC  $\leq 4.0V$ 

2: For VCC > 4.0V


#### FIGURE 1-1: HOLD TIMING



#### FIGURE 1-2: SERIAL INPUT TIMING



#### FIGURE 1-3: SERIAL OUTPUT TIMING



© 2006 Microchip Technology Inc.

## 2.0 FUNCTIONAL DESCRIPTION

#### 2.1 Principles of Operation

The 25XX160A/B are 2048 byte Serial EEPROMs designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today's popular microcontroller families, including Microchip's PICmicro<sup>®</sup> microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/O lines programmed properly with the software.

The 25XX160A/B contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation.

Table 2-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSB first, LSB last.

Data <u>(SI)</u> is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25XX160A/B in 'HOLD' mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted.

#### 2.2 Read Sequence

The device is selected by pulling  $\overline{CS}$  low. The 8-bit read instruction is transmitted to the 25XX160A/B followed by the 16-bit address, with the five MSBs of the address being don't care bits. After the correct read instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (07FFh), the address counter rolls over to address 0000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{CS}$  pin (Figure 2-1).

#### 2.3 Write Sequence

Prior to any attempt to write data to the 25XX160A/B, the write enable latch must be set by issuing the WREN instruction (Figure 2-4). This is done by setting  $\overline{CS}$  low and then clocking out the proper instruction into the 25XX160A/B. After all eight bits of the instruction are transmitted, the  $\overline{CS}$  must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without  $\overline{CS}$  being brought high, the data will not be written to the array because the write enable latch will not have been properly set.


Once the write enable latch is set, the user may proceed by setting the  $\overline{CS}$  low, issuing a WRITE instruction, followed by the 16-bit address, with the five MSBs of the address being don't care bits, and then the data to be written. Up to 16 bytes (25XX160A) or 32 bytes (25XX160B) of data can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and, end at addresses that are integer multiples of page size - 1. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

For the data to be actually written to the array, the CS must be brought high after the Least Significant bit (D0) of the *n*<sup>th</sup> data byte has been clocked in. If CS is brought high at any other time, the write operation will not be completed. Refer to Figure 2-2 and Figure 2-3 for more detailed illustrations on the byte write sequence and the page write sequence respectively. While the write is in progress, the STATUS register may be read to check the status of the WPEN, WIP, WEL, BP1 and BP0 bits (Figure 2-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset.

# 25XX160A/B


## **Block Diagram**




#### TABLE 2-1: INSTRUCTION SET

Instruction Name	Instruction Format	Description
READ	0000 0011	Read data from memory array beginning at selected address
WRITE	0000 0010	Write data to memory array beginning at selected address
WRDI	0000 0100	Reset the write enable latch (disable write operations)
WREN	0000 0110	Set the write enable latch (enable write operations)
RDSR	0000 0101	Read STATUS register
WRSR	0000 0001	Write STATUS register






© 2006 Microchip Technology Inc.








#### 2.4 Write Enable (WREN) and Write Disable (WRDI)

The 25XX160A/B contains a write enable latch. See Table 2-1 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch.


The following is a list of conditions under which the write enable latch will be reset:

- Power-up
- $\bullet \ {\tt WRDI} \ instruction \ successfully \ executed$
- WRSR instruction successfully executed
- WRITE instruction successfully executed





#### FIGURE 2-5: WRITE DISABLE SEQUENCE (WRDI)



## 2.5 Read Status Register Instruction (RDSR)

The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows:

TABLE 2-2:	STATUS REGISTER


7	6	5	4	3	2	1	0
W/R	-	-	-	W/R	W/R	R	R
WPEN	Х	Х	Х	BP1	BP0	WEL	WIP
W/R = w	W/R = writable/readable. R = read-only.						

The **Write-In-Process (WIP)** bit indicates whether the 25XX160A/B is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

The **Write Enable Latch (WEL)** bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 2-4 and Figure 2-5.

The **Block Protection (BP0 and BP1)** bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 2-3.

See Figure 2-6 for the RDSR timing sequence.



#### FIGURE 2-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR)

## 2.6 Write Status Register Instruction (WRSR)


The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 2-2. The user is able to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 2-3.

The Write-Protect Enable (WPEN) bit is a nonvolatile bit that is available as an enable bit for the WP pin. The Write-Protect (WP) pin and the Write-Protect Enable (WPEN) bit in the STATUS register control the programmable hardware write-protect feature. Hardware write protection is enabled when WP pin is low and the WPEN bit is high. Hardware write protection is disabled when either the WP pin is high or the WPEN bit is low. When the chip is hardware write-protected, only writes to nonvolatile bits in the STATUS register are disabled. See Table 2-1 for a matrix of functionality on the WPEN bit. See Figure 2-7 for the WRSR timing sequence.

#### TABLE 2-3:ARRAY PROTECTION

BP1	BP0	Array Addresses Write-Protected
0	0	none
0	1	upper 1/4 (0600h - 07FFh)
1	0	upper 1/2 (0400h - 07FFh)
1	1	all (0000h - 07FFh)





### 2.7 Data Protection

The following protection has been implemented to prevent inadvertent writes to the array:

- The write enable latch is reset on power-up
- A write enable instruction must be issued to set the write enable latch
- After a byte write, page write or STATUS register write, the write enable latch is reset
- CS must be set high after the proper number of clock cycles to start an internal write cycle
- Access to the array during an internal write cycle is ignored and programming is continued

#### 2.8 Power-On State

The 25XX160A/B powers on in the following state:

- The device is in low-power Standby mode ( $\overline{CS} = 1$ )
- The write enable latch is reset
- SO is in high-impedance state
- A high-to-low-level transition on CS is required to enter active state

#### TABLE 2-1: WRITE-PROTECT FUNCTIONALITY MATRIX

WEL (SR bit 1)	WPEN (SR bit 7)	WP (pin 3)	Protected Blocks	Unprotected Blocks	STATUS Register
0	х	х	Protected	Protected	Protected
1	0	x	Protected	Writable	Writable
1	1	0 (low)	Protected	Writable	Protected
1	1	1 (high)	Protected	Writable	Writable

x = don't care

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

Name	Pin Number	Function
CS	1	Chip Select Input
SO	2	Serial Data Output
WP	3	Write-Protect Pin
Vss	4	Ground
SI	5	Serial Data Input
SCK	6	Serial Clock Input
HOLD	7	Hold Input
Vcc	8	Supply Voltage

TABLE 3-1:	<b>PIN FUNCTION TABLE</b>

## 3.1 Chip Select (CS)

A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the  $\overline{CS}$  input signal. If  $\overline{CS}$  is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on  $\overline{CS}$  after a valid write sequence initiates an internal write cycle. After power-up, a low level on  $\overline{CS}$  is required prior to any sequence being initiated.

### 3.2 Serial Output (SO)

The SO pin is used to transfer data out of the 25XX160A/B. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock.

### 3.3 Write-Protect (WP)

This pin is used in conjunction with the WPEN bit in the STATUS register to prohibit writes to the nonvolatile bits in the STATUS register. When WP is low and WPEN is high, writing to the nonvolatile bits in the STATUS register is disabled. All other operations function normally. When WP is high, all functions, including writes to the nonvolatile bits in the STATUS register operate normally. If the WPEN bit is set, WP low during a STATUS register write sequence will disable writing to the STATUS register. If an internal write cycle has already begun, WP going low will have no effect on the write.

The  $\overline{WP}$  pin function is blocked when the WPEN bit in the STATUS register is low. This allows the user to install the 25XX160A/B in a system with  $\overline{WP}$  pin grounded and still be able to write to the STATUS register. The  $\overline{WP}$  pin functions will be enabled when the WPEN bit is set high.

## 3.4 Serial Input (SI)

The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock.

## 3.5 Serial Clock (SCK)

The SCK is used to synchronize the communication between a master and the 25XX160A/B. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input.

## 3.6 Hold (HOLD)

The HOLD pin is used to suspend transmission to the 25XX160A/B while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-tolow transition. The 25XX160A/B must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line.


<sup>© 2006</sup> Microchip Technology Inc.

## 4.0 PACKAGING INFORMATION

## 4.1 Package Marking Information

8-Lead MSOP (150 mil)





Example:

<u>п п п п</u>

25LC160B

I/P (e3) 1L7

**1**0628

Example:

25L160BI


SN (e3) 0628

MSOP 1st Line Marking Codes					
Device	Code				
25AA160A	5AAA				
25AA160B	5AAB				
25LC160A	5LAA				
25LC160B	5LAB				

8-Lead PDIP








8-Lead TSSOP







TSSOP 1st Line Marking Codes					
Device	Code				
25AA160A	5AAA				
25AA160B	5AAB				
25LC160A 5LAA					
25LC160B	5LAB				


Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


#### DS21807C-page 14

#### 8-Lead Plastic Micro Small Outline Package (MS) (MSOP)









	Units	INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n	8				8	
Pitch	р		.026 BSC			0.65 BSC	
Overall Height	А	-	-	.043	-	-	1.10
Molded Package Thickness	A2	.030	.033	.037	0.75	0.85	0.95
Standoff	A1	.000	-	.006	0.00	-	0.15
Overall Width	E	.193 BSC			4.90 BSC		
Molded Package Width	E1		.118 BSC		3.00 BSC		
Overall Length	D		.118 BSC		3.00 BSC		
Foot Length	L	.016	.024	.031	0.40	0.60	0.80
Footprint (Reference)	F		.037 REF		0.95 REF		
Foot Angle	φ	0°	-	8°	0°	-	8°
Lead Thickness	С	.003	.006	.009	0.08	-	0.23
Lead Width	В	.009 .012 .016		.016	0.22	-	0.40
Mold Draft Angle Top	α	5°	-	15°	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°	5°	-	15°

\* Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M


REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M


JEDEC Equivalent: MO-187 Drawing No. C04-111 Revised 07-21-05

# 25XX160A/B

8-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



eВ




	Units				MILLIMETERS		
Dimensi	Dimension Limits		NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.360	.373	.385	9.14	9.46	9.78
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


\* Controlling Parameter


 § Significant Characteristic
 Notes:
 Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001


Drawing No. C04-018

#### 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil (SOIC)









		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050			1.27	
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99
Overall Length	D	.189	.193	.197	4.80	4.90	5.00
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51
Foot Length	L	.019	.025	.030	0.48	0.62	0.76
Foot Angle	φ	0	4	8	0	4	8
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25
Lead Width	В	.013	.017	.020	0.33	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

\* Controlling Parameter

§ Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012

Drawing No. C04-057

# 25XX160A/B

### 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm (TSSOP)



	INCHES			MILLIMETERS*				
Dimensior	MIN	NOM	MAX	MIN	NOM	MAX		
Number of Pins	n		8			8		
Pitch	е		.026 BSC			0.65 BSC		
Overall Height	Α	_	_	.047	_	_	1.20	
Molded Package Thickness	A2	.031	.039	.041	0.80	1.00	1.05	
Standoff	A1	.002	_	.006	0.05	_	0.15	
Overall Width	E		.252 BSC			6.40 BSC		
Molded Package Width	E1	.169	.173	.177	4.30	4.40	4.50	
Molded Package Length	D	.114	.118	.122	2.90	3.00	3.10	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Foot Angle	φ	0°	_	8°	0°	_	8°	
Lead Thickness	С	.004	_	.008	0.09	_	0.20	
Lead Width	b	.007	_	.012	0.19	_	0.30	
Mold Draft Angle Top	α	12° REF				12° REF		
Mold Draft Angle Bottom	β		12° REF			12° REF		

\*Controlling Parameter

Notes:

1. Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

See ASME Y14.5M

REF: Reference Dimension, usually without tolerance, for information purposes only.

See ASME Y14.5M

Drawing No. C04-086

Revised 7-25-06

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fron	n: Name	
	Company	
	Telephone: ()	FAX: ()
	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: 25AA160A/B, 25LC160A/B	Literature Number: DS21807C
Que	stions:	
1. \	What are the best features of this do	ocument?
-		
2. I	How does this document meet your	hardware and software development needs?
_		
_		
3. I	Do you find the organization of this o	document easy to follow? If not, why?
-		
-		
4. \	What additions to the document do	you think would enhance the structure and subject?
-		
-		
5.	What deletions from the document c	could be made without affecting the overall usefulness?
-		
-		
6. I	s there any incorrect or misleading	information (what and where)?
-		
	Lesson and the second	
7. I	How would you improve this docume	ent?
-		
-		

DS21807C-page 20

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	×	– <u>X</u>	<u>/xx</u>	×	Examples:
Device	Tape & Ree	el Temp Range	Package	Lead Finish	<ul> <li>a) 25AA160A-I/MS = 16 Kbit, 16-byte page, 1.8V Serial EEPROM, Industrial temp., MSOP package</li> <li>b) 25AA160AT-I/SN = 16 Kbit, 16-byte page, 1.8V</li> </ul>
Device:	25AA160A 25AA160B 25LC160A 25LC160B	16 Kbit, 1.8V, 32 By	te Page SPI Seri te Page SPI Seri	al EEPROM al EEPROM	<ul> <li>b) 25AA100A1-I/SN = 16 Kbit, 16-byte page, 1.8V Serial EEPROM, Industrial temp., Tape &amp; Reel, SOIC package</li> <li>c) 25LC160BT-I/SN = 16 Kbit, 32-byte page, 2.5V Serial EEPROM, Industrial temp., Tape &amp; Reel, SOIC package</li> <li>d) 25LC160BT-I/ST = 16 Kbit, 32-byte page, 2.5V</li> </ul>
Tape & Reel:	Blank = T =	Standard packaging Tape & Reel			Serial EEPROM, Industrial temp., Tape & Reel, TSSOP package
Temperature Range:	I = E =	-40°C to+85°C -40°C to+125°C			
Package:	MS = P = SN = ST =	Plastic MSOP (Micr Plastic DIP (300 mil Plastic SOIC (150 n TSSOP, 8-lead	body), 8-lead	8-lead	
Lead Finish:	Blank = G =	Pb-free – Matte Tin Pb-free – Matte Tin			
(Pb-fre have a www.m	e) finish. Most finish of appro	factured after January products manufactur ximately 63% Sn and 3 for the latest informat date codes.	ed before Janua 37% Pb (Sn/Pb).	ry 2005 will Please visit	

<sup>© 2006</sup> Microchip Technology Inc.

# 25XX160A/B

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Linear Active Thermistor, Mindi, MiWi, MPASM, MPLIB, MPLINK, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2006, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona, Gresham, Oregon and Mountain View, California. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

© 2006 Microchip Technology Inc.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

**Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Habour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

**China - Fuzhou** Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Shunde** Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7250 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Gumi** Tel: 82-54-473-4301 Fax: 82-54-473-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

**Malaysia - Penang** Tel: 60-4-646-8870 Fax: 60-4-646-5086

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

DS21807C-page 24

07/21/06