74AUP1G38

Low-power 2-input NAND gate (open drain)

Rev. 03 — 22 June 2009

Product data sheet

1. General description

The 74AUP1G38 provides the single 2-input NAND gate with open-drain output. The output of the device is an open drain and can be connected to other open-drain outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall times across the entire V_{CC} range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire $V_{\rm CC}$ range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

2. Features

- Wide supply voltage range from 0.8 V to 3.6 V
- High noise immunity
- Complies with JEDEC standards:
 - ◆ JESD8-12 (0.8 V to 1.3 V)
 - ◆ JESD8-11 (0.9 V to 1.65 V)
 - ◆ JESD8-7 (1.2 V to 1.95 V)
 - ◆ JESD8-5 (1.8 V to 2.7 V)
 - ◆ JESD8-B (2.7 V to 3.6 V)
- ESD protection:
 - ◆ HBM JESD22-A114E Class 3A exceeds 5000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Low static power consumption; $I_{CC} = 0.9 \,\mu\text{A}$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs accept voltages up to 3.6 V
- Low noise overshoot and undershoot < 10 % of V_{CC}
- I_{OFF} circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



Low-power 2-input NAND gate (open drain)

3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74AUP1G38GW	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1					
74AUP1G38GM	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1.45 \times 0.5 mm	SOT886					
74AUP1G38GF	–40 °C to +125 °C	XSON6	plastic extremely thin small outline package; no leads; 6 terminals; body 1 \times 1 \times 0.5 mm	SOT891					


4. Marking

Table 2. Marking

Type number	Marking code ^[1]
74AUP1G38GW	aB
74AUP1G38GM	аВ
74AUP1G38GF	aB

^[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.


5. Functional diagram



Low-power 2-input NAND gate (open drain)

6. Pinning information

6.1 Pinning



6.2 Pin description

Table 3. Pin description

Symbol	Pin		Description
	TSSOP5	XSON6	
A	1	1	data input
В	2	2	data input
GND	3	3	ground (0 V)
Υ	4	4	data output
n.c.	-	5	not connected
V _{CC}	5	6	supply voltage

7. Functional description

Table 4. Function table[1]

Input		Output
Α	В	Υ
L	L	Z
L	Н	Z
Н	L	Z
Н	Н	L

^[1] H = HIGH voltage level;

L = LOW voltage level;

Z = high-impedance OFF state.

Low-power 2-input NAND gate (open drain)

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	$V_I < 0 V$	-50	-	mA
V_{I}	input voltage		[<u>1]</u> -0.5	+4.6	V
I_{OK}	output clamping current	V _O < 0 V	-50	-	mA
Vo	output voltage	Active mode and Power-down mode	[<u>1]</u> -0.5	+4.6	V
Io	output current	$V_O = 0 V \text{ to } V_{CC}$	-	+20	mA
I _{CC}	supply current		-	+50	mA
I_{GND}	ground current		-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}$	[2] _	250	mW

^[1] The minimum input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		0.8	3.6	V
V_{I}	input voltage		0	3.6	V
V_{O}	output voltage	Active mode and Power-down mode	0	3.6	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	0	200	ns/V

10. Static characteristics

Table 7. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = 2$	25 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.6	-	-	V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.0	-	-	V
V_{IL}	LOW-level input voltage	$V_{CC} = 0.8 \text{ V}$	-	-	$0.30 \times V_{CC}$	V
		$V_{CC} = 0.9 \text{ V to } 1.95 \text{ V}$	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	V

^[2] For TSSOP5 packages: above 87.5 °C the value of P_{tot} derates linearly with 4.0 mW/K. For XSON6 packages: above 118 °C the value of P_{tot} derates linearly with 7.8 mW/K.

Low-power 2-input NAND gate (open drain)

© NXP B.V. 2009. All rights reserved.

Table 7. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \ \mu A; \ V_{CC} = 0.8 \ V \ to \ 3.6 \ V$	-	-	0.1	V
		$I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.3 \times V_{\text{CC}}$	V
		$I_O = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.31	V
		$I_{O} = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.31	V
		$I_O = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.31	V
		$I_O = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.44	V
		$I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.31	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.44	V
l _l	input leakage current	$V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.1	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} (and at least one input LOW); $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.1	μΑ
loff	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.2	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.2	μΑ
I _{CC}	supply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	0.5	μΑ
ΔI_{CC}	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	40	μΑ
Cı	input capacitance	V_{CC} = 0 V to 3.6 V; V_{I} = GND or V_{CC}	-	0.8	-	рF
C_{O}	output capacitance	output enabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.7	-	рF
		output disabled; $V_O = GND$; $V_{CC} = 0 V$	-	1.1	-	рF
T _{amb} = -	40 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.70 \times V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 0.8 V	-	-	$0.30 \times V_{CC}$	V
		V _{CC} = 0.9 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	0.9	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A$; $V_{CC} = 0.8 \text{ V to } 3.6 \text{ V}$	-	-	0.1	V
		I _O = 1.1 mA; V _{CC} = 1.1 V	-	-	$0.3\times V_{\text{CC}}$	V
		$I_O = 1.7 \text{ mA}$; $V_{CC} = 1.4 \text{ V}$	-	-	0.37	٧
		I _O = 1.9 mA; V _{CC} = 1.65 V	-	-	0.35	V
		$I_{O} = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.33	٧
		$I_{O} = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.45	٧
		$I_{O} = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.33	٧
		$I_O = 4.0 \text{ mA}$; $V_{CC} = 3.0 \text{ V}$	-	-	0.45	٧
l _l	input leakage current	$V_{I} = GND \text{ to } 3.6 \text{ V}; V_{CC} = 0 \text{ V to } 3.6 \text{ V}$			±0.5	μΑ

74AUP1G38_3

Low-power 2-input NAND gate (open drain)

Table 7. Static characteristics ...continued
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} (and at least one input LOW); $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.5	μΑ
I _{OFF}	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.5	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.6	μΑ
I _{CC}	supply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	0.9	μΑ
ΔI_{CC}	additional supply current	$V_I = V_{CC} - 0.6 \text{ V}; I_O = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	50	μΑ
T _{amb} = -	40 °C to +125 °C					
V_{IH}	HIGH-level input voltage	V _{CC} = 0.8 V	$0.75 \times V_{CC}$	-	-	V
		V _{CC} = 0.9 V to 1.95 V	$0.70 \times V_{CC}$	-	-	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.6	-	-	V
		V _{CC} = 3.0 V to 3.6 V	2.0	-	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 0.8 V	-	-	$0.25 \times V_{CC}$	V
		V _{CC} = 0.9 V to 1.95 V	-	-	$0.30 \times V_{\text{CC}}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	-	-	0.7	V
		V _{CC} = 3.0 V to 3.6 V	-	-	0.9	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		I_O = 20 μ A; V_{CC} = 0.8 V to 3.6 V	-	-	0.11	V
		$I_O = 1.1 \text{ mA}; V_{CC} = 1.1 \text{ V}$	-	-	$0.33 \times V_{CC}$	V
		$I_O = 1.7 \text{ mA}; V_{CC} = 1.4 \text{ V}$	-	-	0.41	V
		$I_O = 1.9 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	-	0.39	V
		$I_O = 2.3 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.36	V
		$I_O = 3.1 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	-	0.50	V
		$I_O = 2.7 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.50	V
I _I	input leakage current	$V_I = GND$ to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.75	μΑ
l _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} (and at least one input LOW); $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V to 3.6 V	-	-	±0.75	μΑ
I _{OFF}	power-off leakage current	V_I or $V_O = 0$ V to 3.6 V; $V_{CC} = 0$ V	-	-	±0.75	μΑ
ΔI_{OFF}	additional power-off leakage current	V_1 or $V_0 = 0$ V to 3.6 V; $V_{CC} = 0$ V to 0.2 V	-	-	±0.75	μΑ
I _{CC}	supply current	V_I = GND or V_{CC} ; I_O = 0 A; V_{CC} = 0.8 V to 3.6 V	-	-	1.4	μΑ
ΔI_{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A}; V_{CC} = 3.3 \text{ V}$	-	-	75	μΑ

Low-power 2-input NAND gate (open drain)

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V; for test circuit see Figure 8

Symbol	Parameter	Parameter Conditions 25 °C			-40 °C to +125 °C			Unit	
			Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)	
$C_L = 5 p$	$C_L = 5 pF$								
t_{pd}	propagation delay	A or B to Y; see Figure 7	<u>2]</u>						
		$V_{CC} = 0.8 V$	-	13.5	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	1.9	4.6	10.4	1.8	11.4	12.6	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	1.5	3.3	6.5	1.4	7.4	8.2	ns
		V_{CC} = 1.65 V to 1.95 V	1.2	2.9	5.1	1.1	5.9	6.5	ns
		V_{CC} = 2.3 V to 2.7 V	1.0	2.2	3.8	0.9	4.5	4.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	0.9	2.3	4.0	8.0	4.5	4.9	ns
C _L = 10	ρF								
t_{pd}	propagation delay	A or B to Y; see Figure 7	2]						
		$V_{CC} = 0.8 \text{ V}$	-	16.3	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.3	5.6	12.3	2.1	13.7	15.1	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	1.8	4.1	7.6	1.7	8.8	9.7	ns
		V_{CC} = 1.65 V to 1.95 V	1.6	3.8	6.1	1.4	7.1	7.8	ns
		V_{CC} = 2.3 V to 2.7 V	1.4	2.9	4.6	1.2	5.4	5.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	3.2	5.7	1.1	6.4	7.0	ns
C _L = 15	ρF								
t_{pd}	propagation delay	A or B to Y; see Figure 7	<u>2]</u>						
		$V_{CC} = 0.8 \text{ V}$	-	19.0	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	2.6	6.6	14.2	2.4	15.8	17.4	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.1	4.8	8.7	1.9	10.1	11.1	ns
		V_{CC} = 1.65 V to 1.95 V	1.9	4.6	7.6	1.7	8.5	9.3	ns
		V_{CC} = 2.3 V to 2.7 V	1.6	3.6	5.6	1.5	6.3	6.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.6	4.1	7.5	1.4	8.3	9.1	ns
C _L = 30	ρF								
t_{pd}	propagation delay	A or B to Y; see Figure 7	<u>2]</u>						
		$V_{CC} = 0.8 \text{ V}$	-	27.0	-	-	-	-	ns
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$	3.6	9.5	19.5	3.2	21.8	24.0	ns
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	2.9	7.0	11.5	2.6	13.6	15.0	ns
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.6	7.0	12.1	2.3	13.3	14.6	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	2.4	5.4	8.9	2.1	9.9	10.9	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	2.3	6.5	12.7	2.1	13.9	15.3	ns

Low-power 2-input NAND gate (open drain)

 Table 8.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V; for test circuit see Figure 8

Symbol	Parameter	Conditions			25 °C		-40 °C to +125 °C			Unit	
				Min	Typ[1]	Max	Min	Max (85 °C)	Max (125 °C)		
C _L = 5 pl	F, 10 pF, 15 pF and	30 pF									
	power dissipation capacitance	$f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]								
		$V_{CC} = 0.8 \text{ V}$		-	0.6	-	-	-	-	pF	
		$V_{CC} = 1.1 \text{ V to } 1.3 \text{ V}$		-	0.7	-	-	-	-	pF	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-	0.8	-	-	-	-	pF	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-	0.9	-	-	-	-	pF	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-	1.1	-	-	-	-	pF	
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		-	1.4	-	-	-	-	pF	

^[1] All typical values are measured at nominal V_{CC}.

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N$ where:

 f_i = input frequency in MHz;

 V_{CC} = supply voltage in V;

N = number of inputs switching.

12. Waveforms





Table 9. Measurement points

Supply voltage	Input	Output			
V _{CC}	V _M	V _M	V _X		
0.8 V to 1.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.1 V		
1.65 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.15 V		
3.0 V to 3.6 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	V _{OL} + 0.3 V		

^[2] t_{pd} is the same as t_{PZL} and t_{PLZ} .

^[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

Low-power 2-input NAND gate (open drain)



Test data is given in Table 10.

Definitions for test circuit:

 R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to the output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Load circuitry for switching times

Table 10. Test data

Supply voltage	Load		V _{EXT}		
V _{CC}	CL	R _L [1]	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
0.8 V to 3.6 V	5 pF, 10 pF, 15 pF and 30 pF	5 k Ω or 1 M Ω	open	GND	$2\times V_{CC}$

[1] For measuring enable and disable times R_L = 5 $k\Omega$, for measuring propagation delays, setup and hold times and pulse width R_L = 1 $M\Omega$.


Low-power 2-input NAND gate (open drain)

13. Package outline

TSSOP5: plastic thin shrink small outline package; 5 leads; body width 1.25 mm

SOT353-1

10 of 15



	OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT353-1		MO-203	SC-88A			-00-09-01 03-02-19

Fig 9. Package outline SOT353-1 (TSSOP5)

74AUP1G38_3 © NXP B.V. 2009. All rights reserved. Rev. 03 — 22 June 2009

Product data sheet

Low-power 2-input NAND gate (open drain)




Fig 10. Package outline SOT886 (XSON6)

Low-power 2-input NAND gate (open drain)




Fig 11. Package outline SOT891 (XSON6)

Low-power 2-input NAND gate (open drain)

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AUP1G38_3	20090622	Product data sheet	-	74AUP1G38_2
Modifications:	• <u>Table 5</u> : De	rating factor XSON8 and X	QFN8U has been chang	ged.
74AUP1G38_2	20070614	Product data sheet	-	74AUP1G38_1
74AUP1G38_1	20061020	Product data sheet	-	-

Low-power 2-input NAND gate (open drain)

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

74AUP1G38 NXP Semiconductors

Low-power 2-input NAND gate (open drain)

18. Contents

1	General description
2	Features
3	Ordering information
4	Marking 2
5	Functional diagram 2
6	Pinning information
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values4
9	Recommended operating conditions 4
10	Static characteristics4
11	Dynamic characteristics
12	Waveforms
13	Package outline
14	Abbreviations13
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions14
16.3	Disclaimers
16.4	Trademarks14
17	Contact information 14
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 June 2009 Document identifier: 74AUP1G38_3

